臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"tsung chuan huang"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 26-50 of 72 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2004	The local memory access sequence of multiple induction variables on distributed memory machines	Tsung-Chuan Huang; Liang-Cheng Shiu; Hwa-Jyh Jean
國立中山大學	2003-10	A self-determinant scatternet formation algorithm for multi-hop Bluetooth networks	Sheng-Feng Yang;Tsung-Chuan Huang;Chu-Sing Yang;Sheng-Wen Bai
國立中山大學	2003-09	A route optimization method for mobile IP using MMA (Middle Mobility agent	Tsung-Chuan Huang;Chu-Sing Yang;Chen-Chi Wu;Sheng-Wen Bai
國立中山大學	2003-09	An efficient run-time parallelizing scheme for wavefront scheduling	Tsung-Chuan Huang;Po-Hsueh Hsu
國立中山大學	2003-07	Hierarchical Grown Bluetree (HGB) – an effective topology for Bluetooth scatternets	Tsung-Chuan Huang;Chu-Sing Yang;Chao-Chieh Huang;Sheng-Wen Bai
國立中山大學	2003-06	A list-based low power scheduling technique for intelligent memory system	Tsung-Chuan Huang;Slo-Li Chu;Yu-Wen Shu
國立中山大學	2003-03	An agent and profile management system for mobil users and service providers	Tsung-Chuan Huang;Chu-Sing Yang;Sheng-Wen Bai;Szu-Hsuan Wang
國立中山大學	2003-03	SAGE: an automatic analyzing system for a new high-performance SoC Architecture–processor-in-memory	Slo-Li Chu;Tsung-Chuan Huang
中原大學	2003-02-14	A Statement Based Parallelizing Framework for Processor-in-Memory Architectures	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2003	Efficient communication sets generation for block-cyclic distribution on distributed memory machines	Tsung-Chuan Huang; Liang-Cheng Shiu
國立中山大學	2003	Generating efficient local memory access sequences for coupled subscripts in data-parallel programs	Tsung-Chuan Huang; Liang-Cheng Shiu; Yi-Jay Lin
國立中山大學	2003	A statement based parallelizing framework for processor-in-memory architectures	Tsung-Chuan Huang; Slo-Li Chu
國立中山大學	2003	智慧型記憶體架構下平行編譯整合環境之建立(II)	黃宗傳; Tsung-Chuan Huang
國立中山大學	2002-12	A mobile service environment for handheld devices using XML-RPC	Tsung-Chuan Huang;Chu-Sing Yang;Sheng-Wen Bai;Kuo-Cheng Lin
國立中山大學	2002-12	Power signal prediction by neural network with a new fuzzy BP learning algorithm	Yu-Ju Chen;Tsung-Chuan Huang;Rey-Chue Hwang
國立中山大學	2002-09	An intelligent architecture for personal information management	Tsung-Chuan Huang;Chu-Sing Yang;Sheng-Wen Bai;Chia-Hung Kao
國立中山大學	2002-03	Several optimizing schemes for processor-in-memory architectures	Slo-Li Chu;Tsung-Chuan Huang;Lan-Chi Lee
國立中山大學	2002-03	An efficient parallel scheme for run-time scheduling	Tsung-Chuan Huang;Po-Hsueh Hsu
國立中山大學	2001-08	A comprehensive statement-based analysis system for tightly-coupled heterogeneous environments	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2001-06	Improving workload balance and code optimization in processor-in-memory	Slo-Li Chu;Tsung-Chuan Huang;Lan-Chi Lee
國立中山大學	2001-03	A New Analysis Approach for Intelligent Memory Systems	Tsung-Chuan Huang;Slo-Li Chu
中原大學	2001	SAGE: A New Analysis and Optimization System for FlexRAM Architecture	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2001	Efficient local memory sequence generation for data parallel programs using permutations	Tsung-Chuan Huang; Liang-Cheng Shiu; Jei-Hsiang Huang
國立中山大學	2001	A parallelizing framework for intelligent memory architectures	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2001	在資料平行程式中有效的產生複雜註標之位址	黃宗傳; Tsung-Chuan Huang

Showing items 26-50 of 72 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51208599 Online Users : 600 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library