臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"tsung hsien lin"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 46-70 / 114 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T08:47:27Z	Voltage-to-time converter, and voltage-to-digital converting device	Tsung-Hsien Lin; Chung-Hsing Yang; Wei-Hou Chiu; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:47:27Z	Bandpass delta-sigma modulator	Tsung-Hsien Lin; Yu-Yu Chen; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:47:27Z	Modulator with loop delay compensation	Tsung-Hsien Lin; Yu-Yu Chen; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:47:26Z	A 15-mW 2.4-GHz IEEE 802.15.4 Transmitter with a FIR-embedded Phase Modulator	Y.-H. Liu; H.-H. Lo; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:47:25Z	A Synchronous 50% Duty-Cycle Clock Generator in 0.35-μm CMOS	Lin, Tsung-Hsien; Yu-Hsiang Huang; Tsung-Hsien Lin; Chao-Ching Chi; Wei-Hao Chiu
臺大學術典藏	2018-09-10T08:47:25Z	A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for Tri-Mode GSM-Edge/UMTS/DVB-T Receivers with Power Scaling Technique	C.-Y. Ho; W.-S. Chan; Y.-Y. Lin; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:12Z	A 100 Mbps, 14.3 pJ/bit Ultra-Wideband Transmitter with Pulse-Shaping FIR Filter	W.-N. Liu;T.-H. Lin; W.-N. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:12Z	A Digitally-Assisted Excess Loop Delay Compensation Technique for Continuous-Time Delta-Sigma Modulators	C.-H. Weng;Y.-L. Tsai;T.-H. Lin; C.-H. Weng; Y.-L. Tsai; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:12Z	A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for Tri-Mode GSM-Edge/UMTS/DVB-T Receivers with Power Scaling Technique	C.-Y. Ho;Y.-Y. Lin;T.-H. Lin; C.-Y. Ho; Y.-Y. Lin; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:12Z	Frequency Shift Keying Modulator Having Sigma-Delta Modulated Phase Rotator	Yao-Hong Liu;Tsung-Hsien Lin; Yao-Hong Liu; Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	A Delta-Sigma Pulse-Width Digitization Technique for Super-Regenerative Receivers	Y.-H. Liu;T.-H. Lin; Y.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	A 1-V Low-Noise Readout Front-End for Biomedical Applications in 0.18-μm CMOS	C.-J. Chou;B.-J. Kuo;T.-H. Lin; C.-J. Chou; B.-J. Kuo; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	A 400-MHz Super-Regenerative Receiver with a Fast Digital Frequency Calibration	H.-H. Liu;C.-J. Tung;Y.-H. Liu;T.-H. Lin; H.-H. Liu; C.-J. Tung; Y.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	A 5-GHz Relative-Phase Cancellation Fractional-N Phase-Locked Loops in 0.13-μm CMOS	W.-H. Chiu;C.-Y. Cheng;T.-H. Lin; W.-H. Chiu; C.-Y. Cheng; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	Dual-mode Continuous-Time Quadrature Bandpass ΔΣ modulator with Pseudo-random Quadrature mismatch shaping algorithm for Low-IF receiver application	C.-Y. Ho;Y.-Y. Lin;T.-H. Lin; C.-Y. Ho; Y.-Y. Lin; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T08:19:11Z	1.4μW/channel 16-channel EEG/ECoG Processor for Smart Brain Sensor SoC	T.-C. Chen;T.-H. Lee;Y.-H. Chen;T.-C. Ma;T.-D. Chuang;C.-J. Chou;C.-H. Yang;T.-H. Lin;L.-G. Chen; T.-C. Chen; T.-H. Lee; Y.-H. Chen; T.-C. Ma; T.-D. Chuang; C.-J. Chou; C.-H. Yang; T.-H. Lin; L.-G. Chen; LIANG-GEE CHEN; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A Super-Regenerative ASK Receiver with Delta-Sigma Pulse-width Digitizer and SAR-based Fast Frequency Calibration for MICS Applications	Y.-H. Liu;H.-H. Liu;T.-H. Lin; Y.-H. Liu; H.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A 5GHz Phase-Locked Loop Using Dynamic Phase-Error Compensation Technique for Fast Settling in 0.18-μm CMOS	W.-H. Chiu;Y.-H. Huang;T.-H. Lin; W.-H. Chiu; Y.-H. Huang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A Time-Domain-Based Self-Calibrated Analog-to-Digital Converter With A Linear Voltage-to-Delay Circuit in 0.18-μm CMOS	C.-H. Yang;W.-H. Chiu;T.-H. Lin; C.-H. Yang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS	W.-H. Chiu;T.-S. Chang;T.-H. Lin; W.-H. Chiu; T.-S. Chang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	Delta sigma modulator and method for compensating delta sigma modulators for loop delay	Chan-Hsiang Weng;Tsung-Hsien Lin; Chan-Hsiang Weng; Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A 400-MHz/900-MHz/2.4-GHz Multi-band FSK Transmitter in 0.18-μm CMOS	K.-C. Liao;P.-S. Huang;W.-H. Chiu;T.-H. Lin; K.-C. Liao; P.-S. Huang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:09Z	A 200-pJ/b MUX-based RF Transmitter for Implantable Multi-Channel Neural Recording	Y.-H. Liu;C.-L. Li;T.-H. Lin; Y.-H. Liu; C.-L. Li; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:09Z	Wireless Integrated Network Sensors (WINS)	TSUNG-HSIEN LIN; G. Asada; I. Bhatti; T.-H. Lin; S. Natkunanthanan; F. Newberg; R. Rofougaran; A. Sipos; S. Valoff; G. J. Pottie; W. J. Kaiser
臺大學術典藏	2018-09-10T07:43:09Z	A Low-Power VLSI Neural Processor Design for Image Data Compression in a SOI CMOS Technology	W. Fang; E. Lin; TSUNG-HSIEN LIN

顯示項目 46-70 / 114 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 51175968 線上人數 : 798 教育部委託研究計畫計畫執行:國立臺灣大學圖書館