臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"tsung hsien lin"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 66-90 / 114 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T07:43:10Z	Delta sigma modulator and method for compensating delta sigma modulators for loop delay	Chan-Hsiang Weng;Tsung-Hsien Lin; Chan-Hsiang Weng; Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:10Z	A 400-MHz/900-MHz/2.4-GHz Multi-band FSK Transmitter in 0.18-μm CMOS	K.-C. Liao;P.-S. Huang;W.-H. Chiu;T.-H. Lin; K.-C. Liao; P.-S. Huang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:09Z	A 200-pJ/b MUX-based RF Transmitter for Implantable Multi-Channel Neural Recording	Y.-H. Liu;C.-L. Li;T.-H. Lin; Y.-H. Liu; C.-L. Li; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:43:09Z	Wireless Integrated Network Sensors (WINS)	TSUNG-HSIEN LIN; G. Asada; I. Bhatti; T.-H. Lin; S. Natkunanthanan; F. Newberg; R. Rofougaran; A. Sipos; S. Valoff; G. J. Pottie; W. J. Kaiser
臺大學術典藏	2018-09-10T07:43:09Z	A Low-Power VLSI Neural Processor Design for Image Data Compression in a SOI CMOS Technology	W. Fang; E. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:09:36Z	A 3.5-mW 15-Mbps O-QPSK Transmitter for Real-time Wireless Medical Imaging Applications	Y.-H. Liu;T.-H. Lin; Y.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:09:36Z	Wireless Integrated Network Sensors: Low Power Systems on a Chip	G. Asada; M. Dong; T.-H. Lin; F. Newberg; G. Pottie; H. O. Marcy; W. J. Kaiser; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:09:35Z	Miniature Modules for Multi-lead ECG Recording	Y.-L. Tseng; H.-W. Chiu; T.-H. Lin; F.-S. Jaw; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T07:09:35Z	Micropower CMOS RF Components for Distributed Wireless Sensors	T.-H. Lin; H. Sanchez; R. Rofougaran; W. J. Kaiser; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:56Z	A Wide-Range Synchronous 50% Duty-Cycle Clock Generator	W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:56Z	An Energy-Efficient 1.5-Mbps Wireless FSK Transmitter with A Sigma Delta-Modulated Phase Rotator	TSUNG-HSIEN LIN; T.-H. Lin; Y.-H. Liu; Y.-H. Liu;T.-H. Lin
臺大學術典藏	2018-09-10T06:37:56Z	A 5.5-GHz 16-mW fast-locking frequency synthesizer in 0.18-μm CMOS	W.-H. Chiu; T.-S. Chan; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:56Z	Clock generator having a 50% duty-cycle	Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:56Z	Linearized fractional-N synthesizer having a gated offset	Tsung-Hsien Lin; Hung-Ming Chien; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:55Z	A 0.8-V 0.25-mW Current-Mirror OTA with 160-MHz GBW in 0.18-um CMOS	T.-H. Lin; C.-K. Wu; M.-C. Tsai; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:37:55Z	An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL	TSUNG-HSIEN LIN; Y.-J. Lai; T.-H. Lin
臺大學術典藏	2018-09-10T06:03:21Z	High Speed Differential Signaling Logic Gate and Applications Thereof	Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:21Z	Linearized Fractional-N Synthesizer with Fixed Charge Pump Offset	Hung-Ming Chien; Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:21Z	An Analog Open-Loop VCO Calibration Method	Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:20Z	A 70-490 MHz 50% Duty-Cycle Correction Circuit in 0.3-μm CMOS	T.-H. Lin; C.-C. Chi; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:20Z	A Low-Power Asymmetrical MICS Wireless Interface and Transceiver Design for Medical Imaging	Y.-H. Liu; C.-J. Tung; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:20Z	Low-Power Radio Design for Wireless Smart Sensor Networks	W.-C. Fang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:20Z	Linearized Fractional-N Synthesizer Having a Gated Offset	Tsung-Hsien Lin; Hung-Ming Chien; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T06:03:19Z	A 0.8-V 0.25-mW Current-Mirror OTA with 160-MHz GBW in 0.18-μm CMOS	C.-K. Wu; M.-C. Tsai; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T05:29:26Z	A 10-GHz CMOS PLL with an Agile VCO Calibration	Y.-J. Lai; T.-H Lin; TSUNG-HSIEN LIN

顯示項目 66-90 / 114 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :2853469
	造訪人次 : 45167938 線上人數 : 732 教育部委託研究計畫計畫執行:國立臺灣大學圖書館