|
English
|
正體中文
|
简体中文
|
2809353
|
|
???header.visitor??? :
26911365
???header.onlineuser??? :
441
???header.sponsordeclaration???
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"tu s w"???jsp.browse.items-by-author.description???
Showing items 1-7 of 7 (1 Page(s) Totally) 1 View [10|25|50] records per page
臺大學術典藏 |
2018-09-10T05:58:32Z |
RLC coupling-aware simulation and on-chip bus encoding for delay reduction
|
Tu, S.-W.; Chang, Y.-W.; Jou, J.-Y.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T05:23:28Z |
Rlc coupling-Aware simulation for on-chip buses and their encoding for delay reduction
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T04:53:44Z |
RLC effects on worst-case switching pattern for on-chip buses
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T04:53:44Z |
RLC effects on worst-case switching pattern for on-chip buses
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T04:53:44Z |
Layout techniques for on-chip interconnect inductance reduction
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T04:53:44Z |
Layout techniques for on-chip interconnect inductance reduction
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
臺大學術典藏 |
2018-09-10T04:12:53Z |
Inductance modeling for on-chip interconnects
|
Tu, S.-W.; Shen, W.-Z.; Chang, Y.-W.; Chen, T.-C.; YAO-WEN CHANG |
Showing items 1-7 of 7 (1 Page(s) Totally) 1 View [10|25|50] records per page
|