English  |  正體中文  |  简体中文  |  2808724  
???header.visitor??? :  26787123    ???header.onlineuser??? :  361
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"tu shang wei"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:16:40Z On-chip bus encoding for power minimization under delay constraint Lin, Tzu-Wei; Tu, Shang-Wei; Jou, Jing-Yang
國立交通大學 2014-12-08T15:15:41Z RLC coupling-aware simulation and on-chip bus encoding for delay reduction Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang
國立臺灣大學 2006-10 RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang
臺大學術典藏 2006-10 RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang; Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang
國立臺灣大學 2003 Inductance Modeling for On-Chip Interconnects Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen; Chen, Tai-Chen; Jou, Jing-Yang
臺大學術典藏 2003 Inductance Modeling for On-Chip Interconnects Chen, Tai-Chen; Jou, Jing-Yang; Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen; Chen, Tai-Chen; Jou, Jing-Yang; Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page