|
English
|
正體中文
|
简体中文
|
Total items :2832440
|
|
Visitors :
33819894
Online Users :
1327
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"tzeng wei je"
Showing items 1-2 of 2 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2020-06-04T07:53:41Z |
SoC architectures for signal processing.
|
Chiong, Chau-Ching;Tzeng, Wei-Je;Hwang, Yuh-Jing;Wong, Wei-Ting;Wang, Huei;Chen, Ming-Tang; Chiong, Chau-Ching; Tzeng, Wei-Je; Hwang, Yuh-Jing; Wong, Wei-Ting; Wang, Huei; Chen, Ming-Tang; HUEI WANG |
| 臺大學術典藏 |
2020-06-04T07:53:41Z |
SoC architectures for signal processing.
|
Chiong, Chau-Ching;Tzeng, Wei-Je;Hwang, Yuh-Jing;Wong, Wei-Ting;Wang, Huei;Chen, Ming-Tang; Chiong, Chau-Ching; Tzeng, Wei-Je; Hwang, Yuh-Jing; Wong, Wei-Ting; Wang, Huei; Chen, Ming-Tang; HUEI WANG |
Showing items 1-2 of 2 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
