English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52880138    ???header.onlineuser??? :  656
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"van lan da"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 66-90 of 100  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:48:38Z A Grouped-Iterative Framework for MIMO Detection Wu, Di-You; Van, Lan-Da
國立交通大學 2014-12-08T15:47:44Z FPGA Implementation of 4-Channel ICA for On-line EEG Signal Separation Huang, Wei-Chung; Hung, Shao-Hang; Chung, Jen-Feng; Chang, Meng-Hsiu; Van, Lan-Da; Lin, Chin-Teng
國立交通大學 2014-12-08T15:47:27Z A New VLSI 2-D Diagonal-Symmetry Filter Architecture Design Chen, Pei-Yu; Van, Lan-Da; Reddy, Hari C.; Lin, Chin-Teng
國立交通大學 2014-12-08T15:46:15Z Front-end amplifier of low-noise and tunable BW/Gain for portable biomedical signal acquisition Huang, Chun-Chieh; Hung, Shao-Hang; Chung, Jen-Feng; Van, Lan-Da; Lin, Chin-Teng
國立交通大學 2014-12-08T15:46:12Z Anticipatory access pipeline design for phased cache Hsueh, Chih-Wen; Chung, Jen-Feng; Van, Lan-Da; Lin, Chin-Teng
國立交通大學 2014-12-08T15:41:16Z Hierarchical Architecture for Network-on-Chip Platform Lin, Liang-Yu; Lin, Huang-Kai; Wang, Cheng-Yeh; Van, Lan-Da; Jou, Jing-Yang
國立交通大學 2014-12-08T15:37:51Z Power-Efficient and Cost-Effective 2-D Symmetry Filter Architectures Chen, Pei-Yu; Van, Lan-Da; Khoo, I-Hung; Reddy, Hari C.; Lin, Chin-Teng
國立交通大學 2014-12-08T15:36:28Z General formulation of shift and delta operator based 2-D VLSI filter structures without global broadcast and incorporation of the symmetry Khoo, I. -Hung; Reddy, Hari C.; Van, Lan-Da; Lin, Chin-Teng
國立交通大學 2014-12-08T15:27:15Z A Power-Area Efficient Geometry Engine With Low-Complexity Subdivision Algorithm for 3-D Graphics System Van, Lan-Da; Sheu, Ten-Yao
國立交通大學 2014-12-08T15:24:50Z A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application Lin, Chin-Teng; Yu, Yuan-Chu; Van, Lan-Da
國立交通大學 2014-12-08T15:23:27Z Low Complexity Subdivision Algorithm to Approximate Phong Shading Using Forward Difference Sheu, Teng-Yao; Van, Lan-Da; Jung, Tzung-Rung; Lin, Cheng-Wei; Chang, Ting-Wei
國立交通大學 2014-12-08T15:20:29Z A 0.5V 1KS/s 2.5nW 8.52-ENOB 6.8fJ/Conversion-Step SAR ADC for Biomedical Applications Lu, Tsung-Che; Van, Lan-Da; Lin, Chi-Sheng; Huang, Chun-Ming
國立交通大學 2014-12-08T15:19:53Z A New VLSI 2-D Fourfold-Rotational-Symmetry Filter Architecture Design Chen, Pei-Yu; Van, Lan-Da; Reddy, Hari C.; Lin, Chin-Teng
國立交通大學 2014-12-08T15:13:51Z Adaptive low-error fixed-width booth multipliers Song, Min-An; Van, Lan-Da; Kuo, Sy-Yen
國立交通大學 2014-12-08T15:12:02Z Efficient Detection Algorithms for MIMO Communication Systems Wu, Di-You; Van, Lan-Da
國立交通大學 2014-12-08T15:11:08Z Cost-effective triple-mode reconfigurable pipeline FFT/IFFT/2-D DCT processor Lin, Chin-Teng; Yu, Yuan-Chu; Van, Lan-Da
國立交通大學 2014-12-08T15:09:30Z Classification of driver's cognitive responses using nonparametric single-trial EEG analysis Lin, Chin-Teng; Ko, Li-Wei; Lin, Ken-Li; Kuo, Bor-Chen; Liang, Sheng-Fu; Chung, I-Fang; Van, Lan-Da
國立交通大學 2014-12-08T15:08:34Z Power-Efficient Pipelined Reconfigurable Fixed-Width Baugh-Wooley Multipliers Tu, Jin-Hao; Van, Lan-Da
國立交通大學 2014-12-08T15:05:45Z VLSI architecture for the low-computation cycle and power-efficient recursive DFT/IDFT design Van, Lan-Da; Lin, Chin-Teng; Yu, Yuan-Chu
國立交通大學 2014-12-08T15:04:15Z Design of Multi-Mode Depth Buffer Compression for 3D Graphics System Jung, Tzung-Rung; Van, Lan-Da; Sheu, Teng-Yao; Lin, Cheng-Wei; Fang, Wai-Chi
國立交通大學 2014-12-08T15:02:18Z Reconfigurable depth buffer compression design for 3D graphics system Jung, Tzung-Rung; Van, Lan-Da; Fang, Wai-Chi; Shen, Teng-Yao
國立臺灣大學 2007 Adaptive Low-Error Fixed-Width Booth Multipliers Song, Min-An; Van, Lan-Da; Kuo, Sy-Yen
國立臺灣大學 2005-06 Hardware-efficient architecture design of wavelet-based adaptive visible watermarking Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai
臺大學術典藏 2005-06 Hardware-efficient architecture design of wavelet-based adaptive visible watermarking Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai; Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai
國立臺灣大學 2005-05 A framework for the design of error-aware power-efficient fixed-width Booth multipliers Song, Min-An; Van, Lan-Da; Yang, Chih-Chyau; Chiu, Shih-Chieh; Kuo, Sy-Yen

Showing items 66-90 of 100  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page