|
|
???tair.name??? >
???browser.page.title.author???
|
"van lan da"???jsp.browse.items-by-author.description???
Showing items 86-100 of 100 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:02:18Z |
Reconfigurable depth buffer compression design for 3D graphics system
|
Jung, Tzung-Rung; Van, Lan-Da; Fang, Wai-Chi; Shen, Teng-Yao |
| 國立臺灣大學 |
2007 |
Adaptive Low-Error Fixed-Width Booth Multipliers
|
Song, Min-An; Van, Lan-Da; Kuo, Sy-Yen |
| 國立臺灣大學 |
2005-06 |
Hardware-efficient architecture design of wavelet-based adaptive visible watermarking
|
Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai |
| 臺大學術典藏 |
2005-06 |
Hardware-efficient architecture design of wavelet-based adaptive visible watermarking
|
Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai; Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai |
| 國立臺灣大學 |
2005-05 |
A framework for the design of error-aware power-efficient fixed-width Booth multipliers
|
Song, Min-An; Van, Lan-Da; Yang, Chih-Chyau; Chiu, Shih-Chieh; Kuo, Sy-Yen |
| 國立臺灣大學 |
2004-07 |
A generalized methodology for low-error and area-time efficient fixed-width Booth multipliers
|
Song, Min-An; Van, Lan-Da; Huang, Ting-Chun; Kuo, Sy-Yen |
| 臺大學術典藏 |
2004-07 |
A generalized methodology for low-error and area-time efficient fixed-width Booth multipliers
|
Kuo, Sy-Yen; Huang, Ting-Chun; Van, Lan-Da; Song, Min-An; Song, Min-An; Van, Lan-Da; Huang, Ting-Chun; Kuo, Sy-Yen |
| 國立臺灣大學 |
2003-12 |
A low-error and area-time efficient fixed-width booth multiplier
|
Song, Min-An; Van, Lan-Da; Huang, Ting-Chun; Kuo, Sy-Yen |
| 臺大學術典藏 |
2003-12 |
A low-error and area-time efficient fixed-width booth multiplier
|
Song, Min-An; Van, Lan-Da; Huang, Ting-Chun; Kuo, Sy-Yen; Song, Min-An; Van, Lan-Da; Huang, Ting-Chun; Kuo, Sy-Yen |
| 國立臺灣大學 |
2001-05 |
A 2.4-GHz CMOS down-conversion doubly balanced mixer with low supply voltage
|
Tang, Chih-Chun; Lu, Wen-Shih; Van, Lan-Da; Feng, Wu-Shiung |
| 國立臺灣大學 |
2000-12 |
Efficient systolic architectures for 1-D and 2-D DLMS adaptive digital filters
|
Van, Lan-Da; Feng, Wu-Shiung |
| 國立臺灣大學 |
2000-12 |
A new 2-D digital filter using a locally broadcast scheme and its cascade form
|
Van, Lan-Da; Shing, Tenqchen; Chang, Chi-Hong; Feng, Wu-Shiung |
| 國立臺灣大學 |
2000-05 |
A new VLSI architecture without global broadcast for 2-D digital filters
|
Van, Lan-Da; Tang, Chih-Chun; Shing,Tenqchen; Feng, Wu-Shiung |
| 國立臺灣大學 |
1999-06 |
Design of a lower-error fixed-width multiplier for speech processing application
|
Van, Lan-Da; Wang, Shuenn-Shyang; Tenqchen, Shing; Feng, Wu-Shiung; Jeng, Bor-Shenn |
| 國立臺灣大學 |
1999-03 |
A tree-systolic array of DLMS adaptive filter
|
Van, Lan-Da; Tenqchen, Shing; Chang, Chia-Hsun; Feng, Wu-Shiung |
Showing items 86-100 of 100 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
