|
English
|
正體中文
|
简体中文
|
Total items :2823698
|
|
Visitors :
30498964
Online Users :
1045
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu po han"
Showing items 31-40 of 44 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page
| 淡江大學 |
2010-09 |
Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs
|
Rau, Jiann-Chyi; Wu, Po-han; Huang, Wnag-Tiao; Chien, Chih-Lung; Chen, Chien-Shiun |
| 淡江大學 |
2010-05-30 |
Multi-Chains Encoding Scheme in Low-Cost ATE
|
饒建奇; Rau, Jiann-Chyi; Chen, Gong-Han; Wu, Po-Han |
| 淡江大學 |
2010-05-30 |
Multi-Cycle Compress Technique for High-Speed IP in Low-Cost Environment
|
饒建奇; Rau, Jiann-Chyi; Lin, Chu-Chuan; Wu, Po-Han; Chen, Gong-Han |
| 淡江大學 |
2009-11-23 |
A New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology
|
Chen, Tsung-tang; Li, Wei-lin; Wu, Po-han; Rau, Jiann-chyi |
| 淡江大學 |
2009-11 |
Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment
|
Wu, Po-han; Rau, Jiann-chyi |
| 淡江大學 |
2009-05-24 |
Reducing Switching Activity by Test Slice Difference Technique for Test Volume Compression
|
Li, Wei-Lin; Wu, Po-Han; Rau, Jiann-Chyi |
| 淡江大學 |
2009-01 |
The Star-Routing Algorithm Based on Manhattan-Diagonal Model for Three Layers Channel Routing
|
Rau, Jiann-chyi; Wu, Po-han; Liu, Chia-jung; Lin, Yi-chen |
| 淡江大學 |
2008-11 |
The Efficient TAM Design for Core-Based SOCs Testing
|
Rau, Jiann-chyi; Wu, Po-han; Chien, Chih-lung; Wu, Chien-hsu |
| 國立成功大學 |
2008-09 |
Knowledge verification for fuzzy expert systems
|
Wu, Po-Han; Hwang, Gwo-Haur; Liu, Hsiang-Ming; Hwang, Gwo-Jen; Tseng, Judy C. R.; Huang, Yueh-Min |
| 淡江大學 |
2008-06 |
A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
|
Rau, Jiann-chyi; Wu, Po-han; Ho, Ying-fu |
Showing items 31-40 of 44 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page
|
