|
English
|
正體中文
|
简体中文
|
總筆數 :2823698
|
|
造訪人次 :
30498964
線上人數 :
1045
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"wu po han"的相關文件
顯示項目 26-35 / 44 (共5頁) << < 1 2 3 4 5 > >> 每頁顯示[10|25|50]項目
淡江大學 |
2011-06 |
Power-aware compression scheme for multiple scan-chain
|
Rau, Jiann-Chyi; Wu, Po-Han |
淡江大學 |
2011-03 |
An Efficient Algorithm to Selectively Gate Scan Cells for Capture Power Reduction
|
Rau, Jiann-Chyi; Wu, Chung-Lin; Wu, Po-Han |
淡江大學 |
2011-01 |
Power-aware multi-chains encoding scheme for system-on-a-chip in low-cost environment
|
Rau, Jiann-Chyi; Wu, Po-Han |
國立屏東大學 |
2011 |
產品模仿與創新:競爭策略對經營績效之關係-運動休閒產業為例
|
吳柏翰; Wu, Po-han |
淡江大學 |
2010-10-31 |
The AB-Filling Methodology for Power-aware At-Speed Scan Testing
|
Chen, Tsung-tang; Wu, Po-han; Chen, Kung-han; Rau, Jiann-chyi; Tzeng, Shih-ming |
淡江大學 |
2010-09 |
Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs
|
Rau, Jiann-Chyi; Wu, Po-han; Huang, Wnag-Tiao; Chien, Chih-Lung; Chen, Chien-Shiun |
淡江大學 |
2010-05-30 |
Multi-Chains Encoding Scheme in Low-Cost ATE
|
饒建奇; Rau, Jiann-Chyi; Chen, Gong-Han; Wu, Po-Han |
淡江大學 |
2010-05-30 |
Multi-Cycle Compress Technique for High-Speed IP in Low-Cost Environment
|
饒建奇; Rau, Jiann-Chyi; Lin, Chu-Chuan; Wu, Po-Han; Chen, Gong-Han |
淡江大學 |
2009-11-23 |
A New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology
|
Chen, Tsung-tang; Li, Wei-lin; Wu, Po-han; Rau, Jiann-chyi |
淡江大學 |
2009-11 |
Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment
|
Wu, Po-han; Rau, Jiann-chyi |
顯示項目 26-35 / 44 (共5頁) << < 1 2 3 4 5 > >> 每頁顯示[10|25|50]項目
|