English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  53310830    在线人数 :  884
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"yang chia hsiang"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 6-15 / 71 (共8页)
1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立交通大學 2020-01-02T00:04:19Z Design and In Vivo Verification of a CMOS Bone-Guided Cochlear Implant Microsystem Qian, Xin-Hong; Wu, Yi-Chung; Yang, Tzu-Yi; Cheng, Cheng-Hsiang; Chu, Hsing-Chien; Cheng, Wan-Hsueh; Yen, Ting-Yang; Lin, Tzu-Han; Lin, Yung-Jen; Lee, Yu-Chi; Chang, Jia-Heng; Lin, Shih-Ting; Li, Shang-Hsuan; Wu, Tsung-Chen; Huang, Chien-Chang; Wang, Sung-Hao; Lee, Chia-Fone; Yang, Chia-Hsiang; Hung, Chung-Chih; Chi, Tai-Shih; Liu, Chien-Hao; Ker, Ming-Dou; Wu, Chung-Yu
國立交通大學 2019-12-13T01:12:51Z A 2.17mW Acoustic DSP Processor with CNN-FFT Accelerators for Intelligent Hearing Aided Devices Lee, Yu-Chi; Chi, Tai-Shih; Yang, Chia-Hsiang
國立交通大學 2019-09-02T07:45:41Z Micro-Architecture Optimization for Low-Power Bitcoin Mining ASICs Wang, Yu-Zhe; Wu, Jingjie; Chen, Shi-Hao; Chao, Mango Chia-Tso; Yang, Chia-Hsiang
國立交通大學 2019-04-02T06:04:52Z Power and Area Reduction in Multi-Stage Addition Using Operand Segmentation Chan, Ching-Da; Liu, Wei-Chang; Yang, Chia-Hsiang; Jou, Shyh-Jye
國立交通大學 2019-04-02T06:04:27Z A 2x2-16x16 Reconfigurable GGMD Processor for MIMO Communication Systems Chiang, Chih-Hsuan; Huang, Shuo-An; Chen, Chiao-En; Yang, Chia-Hsiang
國立交通大學 2019-04-02T06:00:43Z A 1-V 2.6-mW Environmental Compensated Fully Integrated Nose-on-a-Chip Chou, Ting-I; Chang, Kwuang-Han; Jhang, Jia-Yin; Chiu, Shih-Wen; Wang, Guoxing; Yang, Chia-Hsiang; Chiueh, Herming; Chen, Hsin; Hsieh, Chih-Cheng; Chang, Meng-Fan; Tang, Kea-Tiong
國立交通大學 2019-04-02T06:00:29Z A Hardware-Scalable DSP Architecture for Beam Selection in mm-Wave MU-MIMO Systems Yeh, Chun-Yu; Chu, Ting-Chung; Chen, Chiao-En; Yang, Chia-Hsiang
國立交通大學 2019-04-02T06:00:26Z Iterative Inter-Cell Interference Cancellation Receiver for LDPC-Coded MIMO Systems Sun, Wei-Cheng; Chen, Yan-Tong; Yang, Chia-Hsiang; Ueng, Yeong-Luh
國立交通大學 2019-04-02T06:00:26Z An Integrated Message-Passing Detector and Decoder for Polar-Coded Massive MU-MIMO Systems Chen, Yan-Tong; Sun, Wei-Cheng; Cheng, Chung-Chao; Tsai, Tsung-Lin; Ueng, Yeong-Luh; Yang, Chia-Hsiang
國立交通大學 2019-04-02T05:59:57Z A 135-mW Fully Integrated Data Processor for Next-Generation Sequencing Wu, Yi-Chung; Chang, Chia-Hua; Hung, Jui-Hung; Yang, Chia-Hsiang

显示项目 6-15 / 71 (共8页)
1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目