|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yang wei bin"
Showing items 16-40 of 79 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
| 淡江大學 |
2015/09/13 |
A 1.8-V Temperature Coefficient is 4.36-ppm/°C Bandgap Reference Current with Process Calibration
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in 90nm Process
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
A 25MHz Crystal Less Clock Generator with Background Calibration Against Process and Temperature Variation
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
A new multiple frequency out of DLL with Glitch Elimination and Phase Interpolator
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
Wide Range CMOS Reference Clock Generator with Dynamic Duty Cycle Scaling Mechanism in 0.9V Supply Voltage
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
A fast-lock and low-power Delay-Locked-Loop applied for DDR4
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
A Transient Enhanced LDO with Current Buffer for SoC Application
|
Yang, Wei-Bin |
| 淡江大學 |
2015/09/13 |
A Current-Controlled Oscillator with Temperature, Voltage and Process
|
Yang, Wei-Bin |
| 淡江大學 |
2015-11-09 |
Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in UMC 0.18um CMOS Process
|
Yang, Wei-Bin;Lin, Yu-Yao;Wang, Chi-Hsiung;Chang, Kuo-Ning;Chen, Cing-Huan;Lo, Yu-Lung |
| 淡江大學 |
2015-10 |
A 25 MHz crystal less clock generator with background calibration against process and temperature variation
|
Yang, Wei-Bin; Hong, Ming-Hao |
| 淡江大學 |
2015-02 |
A Robust Oscillator for Embedded System without External Crystal
|
Yang, Wei-Bin; Wang, Chi-Hsiung; Chou, I-Ting |
| 淡江大學 |
20140517 |
A 12-bit 600MS/s CT ΣΔ ADC for Ultrasound System Applications
|
Yang, Wei-Bin |
| 淡江大學 |
20140517 |
A Sub-1V 0.18um Output-Capacitor-Free Digitally Controlled LDO
|
Yang, Wei-Bin |
| 國立交通大學 |
2014-12-12T02:09:20Z |
用再精鍊的兩層特徵檔做部份影像擷取
|
黃璁鋒; HUANG, ZONG-FENG; 楊維邦; YANG, WEI-BIN |
| 國立交通大學 |
2014-12-12T02:09:20Z |
中文文書資料查詢系統
|
郭英宏; GUO, YING-HONG; 楊維邦; YANG, WEI-BIN |
| 國立交通大學 |
2014-12-12T02:03:07Z |
字元串列式二階數位濾波器之設計
|
楊偉斌; YANG, WEI-BIN; 任建葳; 沈文仁; REN, JIAN-WEI; SHEN, WEN-REN |
| 淡江大學 |
2014-04-26 |
Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in 90nm Process
|
Yang, Wei-Bin; Lin, Yu-Yao; Lo, Yu-Lung |
| 淡江大學 |
2014-04-26 |
A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator
|
Lo, Yu-Lung; Liu, Han-Ying; Chou, Pei-Yuan; Yang, Wei-Bin |
| 淡江大學 |
2013-06 |
A 1.8-V 4-ppm oC Reference Current with Process and Temperature
|
Yang, Wei-Bin; Hong, Ming-Hao; Yeh, Sheng-Shuh |
| 淡江大學 |
2013-05 |
A multiple frequency clock generator using wide operation frequency range phase interpolator
|
Yang, Wei-Bin; Wang, Chi-Hsiung; Yeh, Sheng-Shih; Liao, Chao-Cheng |
| 淡江大學 |
2013-04-08 |
A GHz Full-Division-Range Programmable Divider with Output Duty-Cycle Improved
|
Yu-Lung Lo; Jhih-Wei Tsai; Han-Ying Liu; Yang, Wei-Bin |
| 淡江大學 |
2013-03 |
A new phase interpolator circuit for frequency multiplication design in embedded system
|
Yang, Wei-Bin; Wang, Chi-Hsiung; Xie, Shao-Jyun |
| 淡江大學 |
2013-01 |
Low-Power Fast-Settling Low-Dropout Regulator Using a Digitally Assisted Voltage Accelerator for DVFS Application
|
Yang, Wei-Bin; Wang, Chi Hsiung; Chang, Hsiang Hsiung; Hong, Ming Hao; Shen, Jsung Mo |
| 淡江大學 |
2012-11-04 |
A 300mV 10MHz 4kb 10T Subthreshold SRAM for Ultralow-Power Application
|
Yang, Wei-Bin |
| 淡江大學 |
2012-07-15 |
A 0.3V 1kb Sub-Threshold SRAM for Ultra-Low-Power Application in 90nm CMOS
|
Yang, Wei-Bin |
Showing items 16-40 of 79 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
|
