|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yang wei bin"
Showing items 31-40 of 79 (8 Page(s) Totally) << < 1 2 3 4 5 6 7 8 > >> View [10|25|50] records per page
國立交通大學 |
2014-12-12T02:03:07Z |
字元串列式二階數位濾波器之設計
|
楊偉斌; YANG, WEI-BIN; 任建葳; 沈文仁; REN, JIAN-WEI; SHEN, WEN-REN |
淡江大學 |
2014-04-26 |
Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in 90nm Process
|
Yang, Wei-Bin; Lin, Yu-Yao; Lo, Yu-Lung |
淡江大學 |
2014-04-26 |
A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator
|
Lo, Yu-Lung; Liu, Han-Ying; Chou, Pei-Yuan; Yang, Wei-Bin |
淡江大學 |
2013-06 |
A 1.8-V 4-ppm oC Reference Current with Process and Temperature
|
Yang, Wei-Bin; Hong, Ming-Hao; Yeh, Sheng-Shuh |
淡江大學 |
2013-05 |
A multiple frequency clock generator using wide operation frequency range phase interpolator
|
Yang, Wei-Bin; Wang, Chi-Hsiung; Yeh, Sheng-Shih; Liao, Chao-Cheng |
淡江大學 |
2013-04-08 |
A GHz Full-Division-Range Programmable Divider with Output Duty-Cycle Improved
|
Yu-Lung Lo; Jhih-Wei Tsai; Han-Ying Liu; Yang, Wei-Bin |
淡江大學 |
2013-03 |
A new phase interpolator circuit for frequency multiplication design in embedded system
|
Yang, Wei-Bin; Wang, Chi-Hsiung; Xie, Shao-Jyun |
淡江大學 |
2013-01 |
Low-Power Fast-Settling Low-Dropout Regulator Using a Digitally Assisted Voltage Accelerator for DVFS Application
|
Yang, Wei-Bin; Wang, Chi Hsiung; Chang, Hsiang Hsiung; Hong, Ming Hao; Shen, Jsung Mo |
淡江大學 |
2012-11-04 |
A 300mV 10MHz 4kb 10T Subthreshold SRAM for Ultralow-Power Application
|
Yang, Wei-Bin |
淡江大學 |
2012-07-15 |
A 0.3V 1kb Sub-Threshold SRAM for Ultra-Low-Power Application in 90nm CMOS
|
Yang, Wei-Bin |
Showing items 31-40 of 79 (8 Page(s) Totally) << < 1 2 3 4 5 6 7 8 > >> View [10|25|50] records per page
|