|
"yu tun hao"的相关文件
显示项目 1-4 / 4 (共1页)
1
每页显示[10|25|50]项目
| 國立交通大學 |
2017-04-21T06:48:20Z |
A Single-Inductor Dual-Output Converter with Switchable Digital-or-Analog Low-Dropout Regulator for Ripple Suppression and High Efficiency Operation
|
Lee, Yu-Huei; Chen, Wei-Chung; Chiu, Chao-Chang; Peng, Shen-Yu; Chu, Kuan-Yu; Chen, Ke-Horng; Lin, Ying-Hsi; Tsai, Tsung-Yen; Huang, Chen-Chih; Lee, Chao-Cheng; Chen, Yu-Wen; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao |
| 國立交通大學 |
2017-04-21T06:48:20Z |
Real-Time Instruction-Cycle-Based Dynamic Voltage Scaling (iDVS) Power Management for Low-Power Digital Signal Processor (DSP) with 53% Energy Savings
|
Peng, Shen-Yu; Lee, Yu-Huei; Wu, Chun-Hsien; Huang, Tzu-Chi; Chen, Ke-Horng; Lin, Ying-Hsi; Lee, Chao-Cheng; Huang, Chen-Chih; Yeh, Ching-Yuan; Chen, Yu-Wen; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao |
| 國立交通大學 |
2017-04-21T06:48:20Z |
Automatic Loading Detection (ALD) Technique for 92% High Efficiency Interleaving Power Factor Correction (PFC) Over a Wide Output Power of 180W
|
Tsai, Jen-Chive; Chen, Chun-Yen; Chen, Yi-Ting; Ni, Chia-Lung; Su, Yi-Ping; Chen, Ke-Horng; Chen, Yu-Wen; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao |
| 國立交通大學 |
2014-12-08T15:30:55Z |
92% High Efficiency and Low Current Mismatch Interleaving Power Factor Correction Controller With Variable Sampling Slope and Automatic Loading Detection Techniques
|
Su, Yi-Ping; Chen, Chun-Yen; Ni, Chia-Lung; Kang, Yu-Chai; Chen, Yi-Ting; Tsai, Jen-Chieh; Chen, Ke-Horng; Wang, Shih-Ming; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao |
显示项目 1-4 / 4 (共1页)
1
每页显示[10|25|50]项目
|
