臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to a point in the index:
Or type in a year:

Show Most Recent First

Ordering With Oldest First

Showing items 1970041-1970065 of 2346445 (93858 Page(s) Totally)
<< < 78797 78798 78799 78800 78801 78802 78803 78804 78805 78806 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T04:59:51Z	The design of the CMOS current-mode general purpose analog processor	L.-H. Lu; C.-Y. Wu; LIANG-HUNG LU
臺大學術典藏	2018-09-10T04:59:51Z	A 4-91-GHz traveling-wave amplifier in a standard 0.12-μm SOI CMOS microprocessor technology	J. Kim; N. Zamdmer; L.-H. Lu; M. Sherony; Y. Tan; R. Groves; R. Trzcinski; M. Talbi; A. Ray; L. Wagner; J. P. Plouchart; LIANG-HUNG LU et al.
臺大學術典藏	2018-09-10T04:59:51Z	6 bits 500-Ms/s Digital Self-Calibrated Pipelined Analog-to-Digital Converter	Y. H. Chen; T. C. Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T04:59:51Z	An 8-bit 2-V 2-mW 0.25-mm2 CMOS DAC	H. C. Wang; H. S. Kao; T. C. Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T04:59:51Z	A Design for Testability Technique for Low Power Delay Fault Testing	Li, J. C. M.; CHIEN-MO LI
臺大學術典藏	2018-09-10T04:59:51Z	ELF-Murphy Data on Defects and Test Sets	E. J. McCluskey; A. Alyamani; J. C. M. Li; C. W. Tseng; E. Volkerink; F. F. Feriani; E. Li; S. Mitra; CHIEN-MO LI
臺大學術典藏	2018-09-10T04:59:52Z	Design and Implementation of a Low Power Delay Fault Built-in Self Test Technique	L. W. Ko; C.M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T04:59:52Z	Diagnosis of Scan Chains with Multiple Timing Faults Using Single Excitation Patterns	C. K. Yo; C.M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T04:59:52Z	HiPRIME: Hierarchical and Passivity Preserved Interconnect Macromodeling Engine for RLKC Power Delivery	Yu-Min Lee; Yahong Cao; Tsung-Hao Chen; Janet Wang; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:52Z	Zero-Skew Clock-Tree Optimization with Buffer-Insertion/Sizing and Wire-Sizing	Jeng-Laing Tsai; Tsung-Hao Chen; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:52Z	Wave-pipelined On-Chip Global Interconnect	Lizheng Zhang; Yuhen Hu; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:52Z	Realizable Reduction for Electromagnetically Coupled RLMC Interconnects	Rong Jiang; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:53Z	Thermal and Power Integrity based Power/Ground Networks Optimization	Ting-Yuan Wang; Jeng-Liang Tsai; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:53Z	SPICE-Compatible Thermal Simulation with Lumped Circuit Modeling for Thermal Reliability Analysis based on Model Reduction	Ting-Yuan Wang; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:53Z	ESPRIT: A Compact Reluctance Based Interconnect Model Considering Lossy Substrate Eddy Current	Rong Jiang; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:53Z	Statistical Timing Analysis in Sequential Circuit for On-Chip Global Interconnect Pipelining	Lizheng Zhang; Yu Hen Hu; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:54Z	Statistical Timing Analysis with AMECT: Asymptotic MAX/MIN Approximation and Extended Canonical Timing Model	Lizheng Zhang; Yu-Hen Hu; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:54Z	A ROBDD-Based Generalized Nodal Control Scheme for Standby Leakage Power Reduction	Hsinwei Chou; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:54Z	LARTTE: A Posynomial-Based Lagrangian Relaxation Tuning Tool for Fast and Effective Gate-Sizing and Multiple Vt Assignment	Hsinwei Chou; Yu-Hao Wang; Charlie Chung-Ping Chen; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:54Z	A Yield Improvement Methodology Using Pre- and Post-Silicon Statistical Clock Scheduling	Jeng-Liang Tsai; DongHyun Baik; Charlie Chung-Ping Chen; Kewal K. Saluja; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:54Z	HiSIM: Hierarchical Interconnect-Centric Circuit Simulator	Tsung-Hao Chen; Jeng-Liang Tsai; Charlie Chung-Ping Chen; Tanay Karnik; CHUNG-PING CHEN
臺大學術典藏	2018-09-10T04:59:55Z	High Speed Differential Signaling Logic Gate and Applications Thereof	Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T04:59:55Z	A 4.92-5.845GHz Direct-Conversion CMOS Transceiver for IEEE 802.11a Wireless LAN	E. Lin; K. Carter; M. Kappes; Z.M. Shi; L. Lin; S. Wu; S. An; ; T. Nguyen; D. Yuan; Y.C. Wong; V. Fong; B. Yeung; A. Rofougaran; A. Behzad; TSUNG-HSIEN LIN et al.
臺大學術典藏	2018-09-10T04:59:55Z	Differential Latch and Applications Thereof	Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏	2018-09-10T04:59:55Z	Applications of a Differential Latch	Tsung-Hsien Lin; TSUNG-HSIEN LIN

Showing items 1970041-1970065 of 2346445 (93858 Page(s) Totally)
<< < 78797 78798 78799 78800 78801 78802 78803 78804 78805 78806 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2853524
	Visitors : 45212481 Online Users : 907 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library