English  |  正體中文  |  简体中文  |  Total items :2854037  
Visitors :  45353737    Online Users :  1456
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to a point in the index:
Or type in a year:
Show Most Recent First Ordering With Oldest First

Showing items 2011886-2011910 of 2346973  (93879 Page(s) Totally)
<< < 80471 80472 80473 80474 80475 80476 80477 80478 80479 80480 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T15:00:40Z To Mute or to Whisper: A Study on Low-Duty Mode Operation for Interference Control in HetNets C.-C. Hsu;H.-Y. Hsieh; C.-C. Hsu; H.-Y. Hsieh; HUNG-YUN HSIEH
臺大學術典藏 2018-09-10T15:00:40Z Cooperative Relaying at Finite SNR – Role of Quantize-Map-and-Forward A. Sengupta;I.-H. Wang;C. Fragouli; A. Sengupta; I.-H. Wang; C. Fragouli; I-HSIANG WANG
臺大學術典藏 2018-09-10T15:00:40Z QUILT: A Decode/Quantize-Interleave-Transmit Approach to Cooperative Relaying S. Brahma;M. Duarte;A. Sengupta;I.-H. Wang;C. Fragouli;S. N. Diggavi; S. Brahma; M. Duarte; A. Sengupta; I.-H. Wang; C. Fragouli; S. N. Diggavi; I-HSIANG WANG
臺大學術典藏 2018-09-10T15:00:40Z Harnessing Bursty Interference in Multicarrier Systems with Feedback S. Mishra;I.-H. Wang;S. Diggavi; S. Mishra; I.-H. Wang; S. Diggavi; I-HSIANG WANG
臺大學術典藏 2018-09-10T15:00:40Z FPGA-Based Subset Sum Delay Lines C.-Y. Wang;Y.-Y. Chen;J.-L. Huang;X.-L. Huang; C.-Y. Wang; Y.-Y. Chen; J.-L. Huang; X.-L. Huang; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T15:00:40Z 數位類比轉換器的元素的權重的估算方法、裝置及應用其之逐次逼近暫存 器類比數位轉換器 陳弘易;陳昶聿;黃炫倫;黃俊郎; 陳弘易; 陳昶聿; 黃炫倫; 黃俊郎; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T15:00:40Z A digitally assisted amplitude calibration technique for phase-locked loop systems P.-S. Weng;S.-Y. Hung;L.-H. Lu; P.-S. Weng; S.-Y. Hung; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2018-09-10T15:00:40Z A 19 GHz CMOS signal generator for 77 GHz FMCW radars Y.-K. Hsieh;L.-H. Lu; Y.-K. Hsieh; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2018-09-10T15:00:40Z A built-in gain calibration technique for RF low-noise amplifiers Y.-R. Wu;Y.-K. Hsieh;P.-C. Ku;L.-H. Lu; Y.-R. Wu; Y.-K. Hsieh; P.-C. Ku; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2018-09-10T15:00:40Z 2.4-GHz High-Efficiency Adaptive Power Harvester C-C Lee;T-C Lee; C-C Lee; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 2.3-GHz Fractional-N Divider-less Phase-Locked Loop with -112dBc/Hz In-Band Phase Noise P-C Huang;W-S Chang;T-C Lee; P-C Huang; W-S Chang; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 2.3-GHz Fractional-N Divider-less Phase-Locked Loop with -112dBc/Hz In-Band Phase Noise P-C Huang;W-S Chang;T-C Lee; P-C Huang; W-S Chang; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 3X-oversampling hybrid clock and data recovery circuit with programmable bandwidth J-A Cheng;W-S Chang;T-C Lee; J-A Cheng; W-S Chang; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 20-MHz BW 75-dB SFDR shifted-averaging VCO-based ΔΣ modulator Y-H Kang;C-Y Lin;T-C Lee; Y-H Kang; C-Y Lin; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique C-Y Lin;T-C Lee; C-Y Lin; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A 6-Gb/s Adaptive-Loop-Bandwidth Clock and Data Recovery (CDR) Circuits L-H Chiueh;T-C Lee; L-H Chiueh; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z A Compact Multi-Input Thermoelectric Energy Harvesting System with 58.5% Power Conversion Efficiency and 32.4-mW Output Power Capability C-L Chang;T-C Lee; C-L Chang; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z Circuit for spread spectrum transmission and method thereof T-C Lee;C-W Wong; T-C Lee; C-W Wong; TAI-CHENG LEE
臺大學術典藏 2018-09-10T15:00:41Z Simultaneous Optimization of Analog Circuits With Reliability and Variability for Applications on Flexible Electronics Y. L. Chen;W. R. Wu;C. N. J. Liu;J. C. M. Li; Y. L. Chen; W. R. Wu; C. N. J. Liu; J. C. M. Li; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:41Z Testing of TSV-induced Small Delay Faults for Three Dimensional Integrated Circuits C.Y. Kuo;C. J. Shih;J. C. M. Li;K. Chakrabarty; C.Y. Kuo; C. J. Shih; J. C. M. Li; K. Chakrabarty; YI-CHANG LU; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:41Z Transient IR-drop Analysis for At-speed Testing Using Representative Random Walk M. H. Tsai;W. S. Ding;H. Y. Hsieh; M. H. Tsai; W. S. Ding; H. Y. Hsieh; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:42Z Flexible TFT Circuit Analyzer Considering Process Variation, Aging, and Bending Effects E. H. Ma;W. E. Wei;H. Y. Li;J. C. M. Li;I. C. Cheng;Y. H. Yeh; E. H. Ma; W. E. Wei; H. Y. Li; J. C. M. Li; I. C. Cheng; Y. H. Yeh; I-CHUN CHENG; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:42Z Physical-aware Systematic Multiple Defect Diagnosis P. J. Chen;C. C. Che;J. C. M. Li;S. F. Kuo;P. Y. Hsueh;C. Y. Kuo;J. N. Lee; P. J. Chen; C. C. Che; J. C. M. Li; S. F. Kuo; P. Y. Hsueh; C. Y. Kuo; J. N. Lee; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:42Z Detect RRAM Defects in The Early Stage During Rnv8T Nonvolatile SRAM Testing B.C. Bai;C.A. Chen;J C.M Li; B.C. Bai; C.A. Chen; J C.M Li; CHIEN-MO LI
臺大學術典藏 2018-09-10T15:00:42Z Divide and Conquer Diagnosis for Multiple Defects SM Chao;PJ Chen;JCM Li; SM Chao; PJ Chen; JCM Li; CHIEN-MO LI

Showing items 2011886-2011910 of 2346973  (93879 Page(s) Totally)
<< < 80471 80472 80473 80474 80475 80476 80477 80478 80479 80480 > >>
View [10|25|50] records per page