|
|
???tair.name??? >
???browser.page.title.date???
|
Showing items 1983051-1983060 of 2309225 (230923 Page(s) Totally)
<< < 198301 198302 198303 198304 198305 198306 198307 198308 198309 198310 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
A 212 MPixels/s 4096 × 2160p multiview video encoder chip for 3D/Quad full HDTV applications
|
SHAO-YI CHIEN; Chen, L.-G.; LIANG-GEE CHEN; Chien, S.-Y.; Chiu, H.-K.; Chen, Y.-H.; Chuang, T.-D.; Hsiao, P.-H.; Chen, W.-Y.; Tsung, P.-K.; Ding, L.-F.;Chen, W.-Y.;Tsung, P.-K.;Chuang, T.-D.;Hsiao, P.-H.;Chen, Y.-H.;Chiu, H.-K.;Chien, S.-Y.;Chen, L.-G.; Ding, L.-F. |
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
Unified analytical global placement for large-scale mixed-size circuit designs
|
Hsu, M.-K.;Chang, Y.-W.; Hsu, M.-K.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis
|
Falkenstern, P.; Xie, Y.; Chang, Y.-W.; Wang, Y.; YAO-WEN CHANG; Falkenstern, P.;Xie, Y.;Chang, Y.-W.;Wang, Y. |
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
Template-mask design methodology for double patterning technology
|
Hsu, C.-H.;Chang, Y.-W.;Nassif, S.R.; Hsu, C.-H.; Chang, Y.-W.; Nassif, S.R.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
Redundant-wires-aware ECO timing and mask cost optimization
|
Fang, S.-Y.; Chien, T.-F.; Chang, Y.-W.; Fang, S.-Y.; Chien, T.-F.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:56Z |
Pulsed-latch aware placement for timing-integrity optimization
|
Chuang, Y.-L.; Kim, S.; Shin, Y.; Chang, Y.-W.; Chuang, Y.-L.; Kim, S.; Shin, Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Predictive formulae for OPC with applications to lithography-friendly routing
|
Chen, T.-C.; Liao, G.-W.; Chang, Y.-W.; Chen, T.-C.; Liao, G.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Native-conflict-aware wire perturbation for double patterning technology
|
Chen, S.-Y.;Chang, Y.-W.; Chen, S.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Multilayer global routing with via and wire capacity considerations
|
Hsu, C.-H.; Chen, H.-Y.; Chang, Y.-W.; Hsu, C.-H.; Chen, H.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
ILP-based pin-count aware design methodology for microfluidic biochips
|
Lin, C.C.-Y.; Chang, Y.-W.; Lin, C.C.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
Showing items 1983051-1983060 of 2309225 (230923 Page(s) Totally)
<< < 198301 198302 198303 198304 198305 198306 198307 198308 198309 198310 > >>
View [10|25|50] records per page
|
