臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 256666-256675 of 2348973 (234898 Page(s) Totally)
<< < 25662 25663 25664 25665 25666 25667 25668 25669 25670 25671 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立勤益科技大學	2012-10	Circuit Implementation of Coronary Artery Chaos Phenomenon and Optimal PID Synchronization Controller Design	姚賀騰
國立成功大學	2003-10	Circuit implementation of linguistic-hedge fuzzy logic controller in current-mode approach	Chen, Chuen-Yau; Hsieh, Yuan-Ta; Liu, Bin-Da
臺大學術典藏	2021-09-02T00:05:32Z	Circuit learning for logic regression on high dimensional boolean space	Chen P.-W;Huang Y.-C;Lee C.-L;Jiang J.-H.R.; Chen P.-W; Huang Y.-C; Lee C.-L; Jiang J.-H.R.; JIE-HONG JIANG
國立臺灣大學	2004	Circuit modeling and noise reduction for bent differential transmission lines	Shiue, Guang-Hwa; Guo, Wei-De; Liu, Li-Shang; Wu, Ruey-Beei
元智大學	2005-10	Circuit modeling of power/ground plane structures for printed circuit boards	黃建彰
國立臺灣大學	2004	Circuit Partition and Reordering Technique for Low Power IP	Tsai, Kun-Lin; Ruan, Shanq-Jang; Huang, Chun-Ming; Naroska, Edwin; Lai, Feipei
臺大學術典藏	2018-09-10T04:59:56Z	Circuit Partition and Reordering Technique for Low Power IP	Kun-lin Tsai,; Shanq-jang Ruan,; Chun-ming Huang,; Edwin Naroska,; Feipei Lai,; FEI-PEI LAI
國立交通大學	2014-12-08T15:25:06Z	Circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm CMOS process	Chen, Jung-Sheng; Ker, Ming-Dou
國立交通大學	2014-12-08T15:12:29Z	Circuit performance degradation of switched-capacitor circuit with bootstrapped technique due to gate-oxide overstress in a 130-nm CMOS process	Chen, Jung-Sheng; Ker, Ming-Dou
臺大學術典藏	2018-09-10T04:33:46Z	Circuit placement in arbitrarily shaped regions using neural network	Chang, Ray-I; Hsiao, Pei-Yung; RAY-I CHANG

Showing items 256666-256675 of 2348973 (234898 Page(s) Totally)
<< < 25662 25663 25664 25665 25666 25667 25668 25669 25670 25671 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2856565
	Visitors : 53443114 Online Users : 636 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library