|
Taiwan Academic Institutional Repository >
Browse by Title
|
Showing items 90126-90135 of 2307984 (230799 Page(s) Totally) << < 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 > >> View [10|25|50] records per page
國立交通大學 |
2014-12-08T15:38:30Z |
A +/- 6ms-Accuracy, 0.68mm(2) and 2.21 mu W QRS Detection ASIC
|
Wang, Hui-Min; Lai, You-Liang; Hou, Mark C.; Lin, Shih-Hsiang; Yen, Brad S.; Huang, Yu-Chieh; Chou, Lei-Chun; Hsu, Shao-You; Huang, Sheng-Chieh; Jan, Ming-Yie |
臺大學術典藏 |
2020-06-11T06:46:01Z |
A -194 dBc/Hz FOM interactive current-reused QVCO (ICR-QVCO) with capacitor-coupling self-switching sinusoidal current biasing (CSSCB) phase noise reduction technique
|
Wu, K.-I.;Shen, I.-S.;Jou, C.F.;Chen, C.C.-P.; Wu, K.-I.; Shen, I.-S.; Jou, C.F.; Chen, C.C.-P.; CHUNG-PING CHEN |
國立臺灣科技大學 |
2014 |
A -21.2 -dBm dual-channel UHF passive CMOS RFID tag design
|
Yao, C.-Y.;Hsia, W.-C. |
國立臺灣大學 |
2006 |
A -expectation tolerance interval for general balanced mixed linear models
|
Lin, Tsai-Yu; Liao, Chen-Tuo |
臺大學術典藏 |
2013 |
A 0.004mm2 single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS
|
Tai, H.-Y.;Tsai, P.-Y.;Tsai, C.-H.;Chen, H.-S.; Tai, H.-Y.; Tsai, P.-Y.; Tsai, C.-H.; Chen, H.-S.; HSIN-SHU CHEN |
國立臺灣大學 |
2010 |
A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology
|
Huang, Yen-Chuan; Lee, Tai-Cheng |
臺大學術典藏 |
2018-09-10T08:19:08Z |
A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology
|
Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE |
國立交通大學 |
2014-12-08T15:34:51Z |
A 0.0354mm(2) 82 mu W 125KS/s 3-Axis Readout Circuit for Capacitive MEMS Accelerometer
|
Lai, Kelvin Yi-Tse; He, Zih-Cheng; Yang, Yu-Tao; Chang, Hsie-Chia; Lee, Chen-Yi |
國立交通大學 |
2019-08-02T02:18:26Z |
A 0.05 V driven ammonia gas sensor based on an organic diode with a top porous layered electrode and an air-stable sensing film
|
Madhaiyan, Govindasamy; Chen, Chao-Hsuan; Wu, Yi-Chu; Horng, Sheng-Fu; Zan, Hsiao-Wen; Meng, Hsin-Fei; Lin, Hong-Cheu |
國立成功大學 |
2020- |
A 0.07-mm(2) 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing
|
Huang;Hung-Yi;Kuo;Tai-Haur |
Showing items 90126-90135 of 2307984 (230799 Page(s) Totally) << < 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 > >> View [10|25|50] records per page
|