|
English
|
正體中文
|
简体中文
|
總筆數 :2856565
|
|
造訪人次 :
53439824
線上人數 :
840
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 183311-183320 / 2348973 (共234898頁)
<< < 18327 18328 18329 18330 18331 18332 18333 18334 18335 18336 > >>
每頁顯示[10|25|50]項目
| 國立勤益科技大學 |
2013-03 |
Analysis and Design of High-Speed PCB EMC Techniques for Vehicular Integrated Circuit Systems
|
曾振東 |
| 國立勤益科技大學 |
2013-03 |
Analysis and Design of High-Speed PCB EMC Techniques for Vehicular Integrated Circuit Systems
|
林光浩 |
| 國立交通大學 |
2015-12-02T02:59:14Z |
Analysis and Design of Indirect Adaptive Fuzzy Controller for Nonlinear Hysteretic Systems
|
Wang, Chi-Hsu; Wang, Jyun-Hong; Chen, Chun-Yao |
| 國立交通大學 |
2014-12-08T15:41:00Z |
Analysis and design of integrated control for multi-axis motion systems
|
Yeh, SS; Hsu, PL |
| 國立高雄第一科技大學 |
2000.04 |
Analysis and design of internal web structure of laser stereolithography patterns for investment casting
|
W.L.Yao;Ming, C.Leu; 姚文隆 |
| 國立交通大學 |
2014-12-08T15:43:57Z |
Analysis and design of large leaky-mode array employing the coupled-mode approach
|
Hu, CN; Tzuang, CKC |
| 臺大學術典藏 |
2004-05 |
Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture
|
Huang, Yu-Wen; Chen, Liang-Gee; Chen, Tung-Chien; Huang, Yu-Wen; Chen, Liang-Gee; Chen, Tung-Chien |
| 國立臺灣大學 |
2004-05 |
Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture
|
Chen, Tung-Chien; Huang, Yu-Wen; Chen, Liang-Gee |
| 臺大學術典藏 |
2018-09-10T04:47:22Z |
Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture
|
Chen, T.-C.;Huang, Y.-W.;Chen, L.-G.; Chen, T.-C.; Huang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T08:42:47Z |
Analysis and Design of Millimeter-Wave Low-Power CMOS LNA With Transformer-Multicascode Topology
|
Han-Chih Yeh;Ze-Yu Liao;Huei Wang; Han-Chih Yeh; Ze-Yu Liao; Huei Wang; HUEI WANG |
顯示項目 183311-183320 / 2348973 (共234898頁)
<< < 18327 18328 18329 18330 18331 18332 18333 18334 18335 18336 > >>
每頁顯示[10|25|50]項目
|
