|
English
|
正體中文
|
简体中文
|
總筆數 :2856600
|
|
造訪人次 :
53483716
線上人數 :
1271
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 256676-256685 / 2349007 (共234901頁)
<< < 25663 25664 25665 25666 25667 25668 25669 25670 25671 25672 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:25:06Z |
Circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm CMOS process
|
Chen, Jung-Sheng; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:12:29Z |
Circuit performance degradation of switched-capacitor circuit with bootstrapped technique due to gate-oxide overstress in a 130-nm CMOS process
|
Chen, Jung-Sheng; Ker, Ming-Dou |
| 臺大學術典藏 |
2018-09-10T04:33:46Z |
Circuit placement in arbitrarily shaped regions using neural network
|
Chang, Ray-I; Hsiao, Pei-Yung; RAY-I CHANG |
| 國立交通大學 |
2014-12-08T15:28:00Z |
CIRCUIT PLACEMENT IN ARBITRARILY-SHAPED REGIONS USING NEURAL-NETWORK
|
CHANG, RI; HSIAO, PY |
| 國立高雄第一科技大學 |
2011.08 |
CIRCUIT RELIABILITY EVALUATION USING TWO-STAGE COMPLEX NETWORK ANALYSIS
|
Huang, Ming-Chih;Chen, Ming-Huei;Chen, Hao-Hui;Ting, Yi-Chuan;Huang, Hong-Hsin |
| 淡江大學 |
2014-08 |
Circuit Simulation for Solar Power Maximum Power Point Tracking with Different Buck-Boost Converter Topologies
|
蕭照焜; 李珉毅; 魏煜宸; 陳柏志 |
| 淡江大學 |
2014-03 |
Circuit Simulation for Solar Power Maximum Power Point Tracking with Different Buck-Boost Converter Topologies
|
蕭照焜;李珉毅;魏煜宸;陳柏志 |
| 國立交通大學 |
2014-12-08T15:24:42Z |
Circuit Solutions on ESD Protection Design for Mixed-Voltage I/O Buffers in Nanoscale CMOS
|
Ker, Ming-Dou; Wang, Chang-Tzu |
| 義守大學 |
1999-07 |
Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS
|
Ker, Ming-Dou ; Wang, Chang-Tzu |
| 國立成功大學 |
2021-06-01 |
Circuit system and circuit control method applied to motor drive
|
Tsai, Mi-Ching;Pai, Fu-Sheng;Hsieh, Min-Fu;Shih, Kai-Jung;Wu, Zheng-Xuan; 蔡明祺 |
顯示項目 256676-256685 / 2349007 (共234901頁)
<< < 25663 25664 25665 25666 25667 25668 25669 25670 25671 25672 > >>
每頁顯示[10|25|50]項目
|
