English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  53277239    Online Users :  776
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"許健"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 51-60 of 107  (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution Date Title Author
亞洲大學 2012-09 Failure Analysis of Power MOSFETs based on Multi-finger Configuration under Unclamped Inductive Switching (UIS) Stress Condition 楊紹明;Yang, Shao-Ming;蔡宗叡;Tsai, Jung-Ruey;許健;Sheu, Gene
亞洲大學 2012-09 Shifting Time Waveform Induced CMOS Latch Up in Bootstrapping Technique Applications 蔡宗叡;Tsai, Jung-Ruey;許健;Sheu, Gene
亞洲大學 2012-09 Analysis of LDMOS for Effect of Fingers, Device-Width and Inductance on reverse recovery 蔡宗叡;Tsai, Jung-Ruey;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene
亞洲大學 2012-09 Optimization of ESD Protection Device Using SCR 楊紹明;Yang, Shao-Ming;許健;Sheu, Gene
亞洲大學 2012-08 Analysis of LDMOS for Effect of Finger and Device-width on Gate Feedback 楊紹明;Yang, Shao-Ming;許健;Sheu, Gene
亞洲大學 2012-08 Optimization of ESD Protection Device Using SCR Structure of a Novel STI-sided LDMOS with P-top 許健;Sheu, Gene
亞洲大學 2012-08 Analysis of LDMOS for Effect of Finger and Device-width on Gate Feedback Charge 楊紹明;Yang, Shao-Ming;蔡宗叡;Tsai, Jung-Ruey;許健;Sheu, Gene
亞洲大學 2012-08 Optimization of ESD Protection Device Using SCR Structure of a Novel STI-sided LDMOS with P-top Layer for 5 V Operating Voltage 許健;Sheu, Gene;楊紹明;Yang, Shao-Ming
國立高雄師範大學 2012-07-08 研究哈洛?品特主要劇作之抗爭模式 許健
亞洲大學 2012-07 A 2?D Analytical Model of SOI High?voltage Devices with Dual Conduction Layers 許健;Sheu, Gene

Showing items 51-60 of 107  (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page