English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  53288549    在线人数 :  810
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"許健"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 1-25 / 107 (共5页)
1 2 3 4 5 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
亞洲大學 2016-05 EFFECT OF TIME AND TEMPERATURE ON EPITAXY GROWTH 安南;Aanand;*;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;賴, 秋 仲;Sarwar, Syed;Imam, Syed Sarwar
亞洲大學 2016-04 AN EXPERIMENTAL AND ANALYTICAL METHOD TO OBSERVE THE POLYSILICON NANOWIRE MOSFET THRESHOLD VOLTAGE 許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;*;Aanand;Aanand;Syed;Imam, Syed Sarwar;范宗宸;Fan, Chung-Chen;Lu, Shao Wei;Lu, Shao Wei
亞洲大學 2016-03 Effect of Time and Temperature on Epitaxy Growth Aanand;Aanand;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;*;賴秋仲;Lai, Ciou-Jhong;Syed;Imam, Syed Sarwar
亞洲大學 2016 Silicon nanowire sensor for DNA biosensor applications 李佳賢;Li, Chia-Hsien;*;Lu, Shao-Wei;Lu, Shao-Wei;Aanand;Aanand;Sarwar, Syed;Imam, Syed Sarwar;楊紹明;Yang, Shao-Ming;范宗宸;Fan, Chung-Chen;許健;Sheu, Gene
亞洲大學 2015/06 International Symposium on the Physical and Failure Amalysis of Integrated Circuits 楊紹明 ;Yang, Shao-Ming;許健; Sheu, Gene
亞洲大學 2015-06 Reliability Analysis of Amorphous Silicon Thin-Film Transistors during Accelerated ESD stress 蔡宗叡;TSAI, JUNG-RUEY;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene;Cha, Ruey Dar;Chang, Ruey Dar;We, Ting Ting;Wen, Ting Ting
亞洲大學 2015-03 High Voltage NLDMOS with Multiple-RESURF Structure to Achieve Improved On-resistance 楊紹明;Yang, Shao-Ming;*; Hema, EP;Hema, EP;Mri, Aryadeep;Mrinal, Aryadeep;許健;Sheu, Gene;陳柏安;Chen, PA
亞洲大學 2015-03 A HSPICE Macro Model for the ESD Behavior of Gate Grounded NMOS and Gate coupled NMOS 楊紹明;Yang, Shao-Ming;Hema, EP;Hema, EP;許健;Sheu, Gene;Mri, Aryadeep;Mrinal, Aryadeep;Md.Amanulla;Md.Amanullah;陳柏安;Chen, PA
亞洲大學 2015-03 High Voltage NLDMOS with Multiple-RESURF Structure to Achieve Improved On-resistance 楊紹明;Yang, Shao-Ming;Hema, EP;Hema, EP;Mri, Aryadeep;Mrinal, Aryadeep;許健;Sheu, Gene;陳柏安;Chen, PA
亞洲大學 2015-03 A HSPICE Macro Model for the ESD Behavior of Gate Grounded NMOS and Gate coupled NMOS 楊紹明;Yang, Shao-Ming;Hema, EP;Hema, EP;許健;Sheu, Gene;Mri, Aryadeep;Mrinal, Aryadeep;Md.Amanulla;Md.Amanullah;陳柏安;Chen, PA
亞洲大學 2015-03 Negative e-beam resists using for nano-imprint lithography and silicone mold fabrication Anil Kumar, ;Anil Kumar, T.V.;Shy, S.L;Shy, S.L;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Chen, M.C.;Chen, M.C.;Hong, C.S.;Hong, C.S.
亞洲大學 2014-05 Optimization of NLDMOS Structure for Higher breakdown voltage and lower on-resistance hema;hema;許健;Sheu, Gene;aryadeep;aryadeep;erry;erry;楊紹明;Yang, Shao-Ming;chen, PA;chen, PA
亞洲大學 2014-05 A Study of Interstitial Effect on UMOS Performance Hema E. P;許健;Sheu, Gene;Aryadeep M;楊紹明;Yang, Shao-Ming
亞洲大學 2014-05 An Accurate Prediction for as-Implanted Doping Profile Calibration Using Different Ion Implantation Vivek;Vivek;pradahana;pradahana;許健;Sheu, Gene;王俊博;Subramaya;Subramaya;Amanullah;Amanullah;Sharma;Sharma;楊紹明;Yang, Shao-Ming
亞洲大學 2014-03 Investigation of Current Density and Hotspot Temperature Distribution Effects on P-channel LDMOSFET Unclamped Inductive Switching ;UIS) Test Kur, Erry Dwi;Kurniawan, Erry Dwi;Fra, Antonius; Ankit Kuma; Ankit Kumar;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene
亞洲大學 2014-03 High Performance Gallium Nitride GAA Nanowire with 7nm diameter for Ultralow-Power Logic Applications Anil Kumar, T;Ch, Min-Cheng;Chen, Min-Cheng;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming
亞洲大學 2014-03 A Low-cost 900V rated Multiple RESURF LDMOS Ultrahigh-Voltage Device MOS Transistor Design without EPI Layer Anil Kumar, T;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene;Chen, P.A;Chen, P.A
亞洲大學 2014-01 Optimization of SiC Schottky Diode using Linear P-top for Edge Mri, Aryadeep;Mrinal, Aryadeep;Kumar, Vijay;Vivek N, Man;Vivek N, Manjunatha M;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming
亞洲大學 2014-01 A Novel Ultra High Voltage Sidewall Implant Super Junction MOSFET Using Arsenic Implantation under Trench Bottom Kumar, Rahul;Kumar, Rahul;EmitaYulia, H;Hapsari, EmitaYulia;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming; Anil Kumar; Anil Kumar TV
亞洲大學 201310 Process Integration of Best in Class Specific-on Resistance of 20V to 60V 0.18μm Bipolar CMOS DMOS Technology Yulia, Emita;Hapsari, Emita Yulia;Kumar, Rahul;Kumar, Rahul;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Anil, T.V.;Anil, T.V.
亞洲大學 201310 Optimization of SiC Schottky Diode using Linear P for Edge Termination Mri, Aryadeep;Mrinal, Aryadeep;Kumar, Vijay;Vivek, N;Vivek, N;Manjunatha, M;Manjunatha, M;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming
亞洲大學 201310 Effect of Trench Depth and Trench Angle in a High Voltage Polyflanked-Super junction MOSFET Kumar, Vijay;Srinat, Grama;Shreyas, Grama Srinath;Nidhi, Karuna;Nidhi, Karuna;Agarw, Neelam;Agarwal, Neelam;Kumar, Ankit;Kumar, Ankit;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Mri, Aryadeep;Mrinal, Aryadeep
亞洲大學 201310 Design of a low on resistance high voltage (<100V) novel 3D NLDMOS with side STI and single P-top layer based on 0.18um BCD Process Technology Kumar, Ankit;Kumar, Ankit;Yulia, Emita;Hapsari, Emita Yulia;Kuma, Vasanth;Kumar, Vasanth;Mri, Aryadeep;Mrinal, Aryadeep;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Ningar, Vivek;Ningaraju, Vivek
亞洲大學 201310 A Novel Ultra High Voltage Sidewall Implant Super Junction MOSFET Using Arsenic Implantation under Trench Bottom Kumar, Rahul;Kumar, Rahul;EmitaYulia, H;Hapsari, EmitaYulia;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Anil Kumar, T;
亞洲大學 201306 Effects of Antimony and Arsenic Ion Implantation on High Performance of Ultra High Voltage Device Kum, Vasantha;Manjunatha, M;Manjunatha, M;Suresh, Vinay;Suresh, Vinay;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene;陳柏安;Chen, P A

显示项目 1-25 / 107 (共5页)
1 2 3 4 5 > >>
每页显示[10|25|50]项目