|
English
|
正體中文
|
简体中文
|
总笔数 :0
|
|
造访人次 :
53270446
在线人数 :
854
教育部委托研究计画 计画执行:国立台湾大学图书馆
|
|
|
"許健"的相关文件
显示项目 91-100 / 107 (共11页)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每页显示[10|25|50]项目
| 亞洲大學 |
2009.05 |
A High Performance 80V Smart LDMOS Power Device Based on thin oxide technology
|
許健;Sheu, Gene;楊紹明;許愉珊 |
| 亞洲大學 |
2009.03 |
Simulation Details for the Electrical Field Distribution and Breakdown Voltage of0.15μm Thin Film SOI Power Device
|
You, Hsin-Chiang;Liu, Yen-Ling;Tsaur, Shyh-chang;許健;Sheu, Gene |
| 亞洲大學 |
2009-12 |
Combining 2D and 3D Device Simulation for Optimizing LDMOS Design
|
許健;Sheu, Gene;許健;Sheu, Gene |
| 亞洲大學 |
2009-11 |
A Three-dimensional Breakdown Model of SOI Lateral Power Transistors with a Circular Layout
|
郭宇峰;Guo, Yufeng;Wang, Zhigong;許健;Sheu, Gene |
| 亞洲大學 |
2009-08 |
Dependence of Breakdown Voltage on Drift Length and Linear Doping Gradients in SOI RESURF LDMOS Devices
|
許健;Sheu, Gene;許健;Sheu, Gene |
| 亞洲大學 |
2009-08 |
Dependence of Breakdown Voltage on Drift Length and Linear Doping Gradients in SOI RESURF LDMOS Devices
|
楊紹明;Yang, Shao-Ming;許健;Sheu, Gene |
| 亞洲大學 |
2009-07 |
VARIATION OF LATERAL THICKNESSTECHNIQUES IN SOI LATERAL HIGH VOLTAGE DEVICE
|
郭宇鋒;Guo,Yufeng;王至剛;Wang1,Zhigong;許健;Sheu,Gene |
| 亞洲大學 |
2009-07 |
Variaton of Lateral Thickness techniques in SOI Lateral High Voltage Transistors
|
郭宇鋒;Guo, Yufeng;王至剛;Wang, Zhigong;許健;Sheu, Gene |
| 亞洲大學 |
2009-05 |
A High Performance 80V Smart LDMOS Power Device Based on thin oxide technology
|
許健;Sheu, Gene;楊紹明;許愉珊;許健;Sheu, Gene |
| 亞洲大學 |
2009-03 |
Simulation Details for the Electrical Field Distribution and Breakdown Voltage of0.15μm Thin Film SOI Power Device
|
;You, Hsin-Chiang;Liu, Yen-Ling;Tsaur, Shyh-chang;許健;Sheu, Gene;許健;Sheu, Gene |
显示项目 91-100 / 107 (共11页)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每页显示[10|25|50]项目
|
