English  |  正體中文  |  简体中文  |  總筆數 :2832279  
造訪人次 :  33704030    線上人數 :  1023
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"謝曜式"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 21-45 / 75 (共3頁)
1 2 3 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
中華大學 2008 A Superior Algorithm for Resizing Images by using the Subband DCT 謝曜式; Shieh, Yaw-Shih
中華大學 2007 A Fast Algorithm for Resizing Images in the DCT Domain 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Efficient Line-Based Architecture for 2-D Discrete Wavelet Transform Based on Lifting Scheme Using 9/7 Wavelet Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Efficient Line-Based Architecture for 2-D Lifting-Based DWT Using 9/7 Wavelet Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Efficient Image Scalar Algorithm for LCD Signal Processor 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor 謝曜式; Shieh, Yaw-Shih
中華大學 2006 Low-Power and Multiplierless Architectures for Line-Based 2-D DWT and IDWT 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Efficiency Vector Interpolator Using Redundant CORDIC Arithmetic 謝曜式; Shieh, Yaw-Shih
中華大學 2006 High-Speed and Low-Power Architectures for Forward and Inverse Discrete Wavelet Transform Using 4-Tap Daubechies Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 An Efficient CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphics Rendering 謝曜式; Shieh, Yaw-Shih
中華大學 2006 台灣科技產業結構性改變與管理之變遷 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Throughput and Memory-Efficiency 2-D DCT Architecture Based on CORDIC Rotation 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A High-Efficiency Vector Interpolator Using Redundant CORDIC Arithmetic in Power-Aware 3-D Graphics Rendering 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A Parallel and Pipelined Architecture for 2-D CORDIC-Based Inverse Discrete Cosine Transform 謝曜式; Shieh, Yaw-Shih
中華大學 2006 An Efficient Line-Based Architecture for 2-D Lifting-Based DECT Using 9/7 Wavelet Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 無線網絡應用於新世代城鄉安全監控系統 謝曜式; Shieh, Yaw-Shih
中華大學 2006 A Low-Power and High-Efficiency Image Scalar Algorithm for LCD Display Controller 謝曜式; Shieh, Yaw-Shih
中華大學 2006 無線網絡應用於智慧型車輛安全監控及物流系統 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform 謝曜式; Shieh, Yaw-Shih
中華大學 2006 Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of Double- Rotation CORDIC Arithmetic 謝曜式; Shieh, Yaw-Shih

顯示項目 21-45 / 75 (共3頁)
1 2 3 > >>
每頁顯示[10|25|50]項目