臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"謝曜式"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 41-65 / 75 (共3頁)
<< < 1 2 3 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
中華大學	2006	VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of Double- Rotation CORDIC Arithmetic	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation,	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Cost-Effective Architectures for 2-D Forward and Inverse Discrete Cosine Transform Architecture	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficient and Cost-Effective LCD Signal Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter	謝曜式; Shieh, Yaw-Shih
中華大學	2006	The Closed-Loop Control of the Dual-Output Buck-Boost Converters with Structure of Single-Inductor Boost Converter	謝曜式; Shieh, Yaw-Shih
中華大學	2006	High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform Using 5/3 Wavelet Filter	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor,	謝曜式; Shieh, Yaw-Shih
中華大學	2006	The Closed-Loop Control for Dual-Output Boost Converter with Single inductor	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Memory-Efficient and Fast Architectures for Forward and Inverse DCT with Multiplierless Operation,	謝曜式; Shieh, Yaw-Shih
中華大學	2005	FPGA Implementation of Image Scalar for LCD Monitor and TV Controller	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Area and Throughput Trade-offs in The Design of Pipelined 2-D Discrete Wavelet Transform Architectures	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A Full Band Low Power Low Phase Noise LC VCO for IEEE 802.11a	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Implementation of LCD Monitor/TV Signal Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A Free Jitter Phase Frequency Detector with Negligible Dead Zone	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Analysis of Pipelined Discrete Wavelet Transform Architectures	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Hardware Implementation of Fast 3-D Rotation Using Double Rotation CORDIC Algorithm in Graphic Engine	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Analysis of a High-Speed Sine/Cosine Generator in OFDM System	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN	謝曜式; Shieh, Yaw-Shih

顯示項目 41-65 / 75 (共3頁)
<< < 1 2 3 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :2832279
	造訪人次 : 33706800 線上人數 : 1010 教育部委託研究計畫計畫執行:國立臺灣大學圖書館