臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"謝曜式"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 21-45 of 75 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
中華大學	2008	A Superior Algorithm for Resizing Images by using the Subband DCT	謝曜式; Shieh, Yaw-Shih
中華大學	2007	A Fast Algorithm for Resizing Images in the DCT Domain	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficient Line-Based Architecture for 2-D Discrete Wavelet Transform Based on Lifting Scheme Using 9/7 Wavelet Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficient Line-Based Architecture for 2-D Lifting-Based DWT Using 9/7 Wavelet Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficient Image Scalar Algorithm for LCD Signal Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Low-Power and Multiplierless Architectures for Line-Based 2-D DWT and IDWT	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficiency Vector Interpolator Using Redundant CORDIC Arithmetic	謝曜式; Shieh, Yaw-Shih
中華大學	2006	High-Speed and Low-Power Architectures for Forward and Inverse Discrete Wavelet Transform Using 4-Tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	An Efficient CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphics Rendering	謝曜式; Shieh, Yaw-Shih
中華大學	2006	台灣科技產業結構性改變與管理之變遷	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Throughput and Memory-Efficiency 2-D DCT Architecture Based on CORDIC Rotation	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A High-Efficiency Vector Interpolator Using Redundant CORDIC Arithmetic in Power-Aware 3-D Graphics Rendering	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A Parallel and Pipelined Architecture for 2-D CORDIC-Based Inverse Discrete Cosine Transform	謝曜式; Shieh, Yaw-Shih
中華大學	2006	An Efficient Line-Based Architecture for 2-D Lifting-Based DECT Using 9/7 Wavelet Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	無線網絡應用於新世代城鄉安全監控系統	謝曜式; Shieh, Yaw-Shih
中華大學	2006	A Low-Power and High-Efficiency Image Scalar Algorithm for LCD Display Controller	謝曜式; Shieh, Yaw-Shih
中華大學	2006	無線網絡應用於智慧型車輛安全監控及物流系統	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of Double- Rotation CORDIC Arithmetic	謝曜式; Shieh, Yaw-Shih

Showing items 21-45 of 75 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2832010
	???header.visitor??? : 33564440 ???header.onlineuser??? : 886 ???header.sponsordeclaration???