臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"謝曜式"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 51-75 of 75 (3 Page(s) Totally)
<< < 1 2 3
View [10|25|50] records per page

Institution	Date	Title	Author
中華大學	2006	High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform Using 5/3 Wavelet Filter	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor,	謝曜式; Shieh, Yaw-Shih
中華大學	2006	The Closed-Loop Control for Dual-Output Boost Converter with Single inductor	謝曜式; Shieh, Yaw-Shih
中華大學	2006	Memory-Efficient and Fast Architectures for Forward and Inverse DCT with Multiplierless Operation,	謝曜式; Shieh, Yaw-Shih
中華大學	2005	FPGA Implementation of Image Scalar for LCD Monitor and TV Controller	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Area and Throughput Trade-offs in The Design of Pipelined 2-D Discrete Wavelet Transform Architectures	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A Full Band Low Power Low Phase Noise LC VCO for IEEE 802.11a	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Implementation of LCD Monitor/TV Signal Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A Free Jitter Phase Frequency Detector with Negligible Dead Zone	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Analysis of Pipelined Discrete Wavelet Transform Architectures	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Hardware Implementation of Fast 3-D Rotation Using Double Rotation CORDIC Algorithm in Graphic Engine	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Design and Analysis of a High-Speed Sine/Cosine Generator in OFDM System	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A High-Speed /Ultra Low-Power Architecture for Two-Dimensional Discrete Wavelet Transform	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Dual Output Boost Converter Using Single Inductor	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A High Speed and Low Dead Zone PFD with Delay Circuits	謝曜式; Shieh, Yaw-Shih
中華大學	2005	A igh-Speed/Low-Power Architecture for Two-Dimensional Inverse Discrete Wavelet Transform With Multiplierless Operation	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Friction Compensation for Contour Error of Two-Axis Motion Control System by Using Cross-Couple with Variable-Gain PD Control	謝曜式; Shieh, Yaw-Shih
中華大學	2005	Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form	謝曜式; Shieh, Yaw-Shih
中華大學	2004	Cross-Coupled Control Design of Bi-axis Feed Drive Servomechanism Based on Multitasking Real-Time Kernel	謝曜式; Shieh, Yaw-Shih
中華大學	1996	變換磁組馬達電路模擬與數位控制器之研究	謝曜式
中原大學	1993-12	Robust Two-Degree-Of-Freedom Control for Induction Motor Servo Drive	林法正;廖聰明;謝曜式; Lin, F. J.;Liaw, C. M.;Shieh, Y. S.et al.

Showing items 51-75 of 75 (3 Page(s) Totally)
<< < 1 2 3
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2831944
	???header.visitor??? : 33475428 ???header.onlineuser??? : 683 ???header.sponsordeclaration???