臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"顏金泰"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 26-50 of 100 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
中華大學	2010	Routability-driven partitioning-based IO assignment for flip-chip designs	顏金泰; YAN, JIN-TAI
中華大學	2010	Routability-Driven RDL Routing with Pin Reassignment	顏金泰; YAN, JIN-TAI
中華大學	2010	Two-Sided Single-Detour Untangling for Bus Routing	顏金泰; YAN, JIN-TAI
中華大學	2010	Ordered Escape Routing via Routability-Driven Pin Assignment	顏金泰; YAN, JIN-TAI
中華大學	2010	Width-constrained Wire Sizing for Non-tree Interconnections	顏金泰; YAN, JIN-TAI
中華大學	2010	Obstacle-Aware Longest Path using Rectangular Pattern Detouring in Routing Grids	顏金泰; YAN, JIN-TAI
中華大學	2010	Resource-Constrained Timing-Driven Link Insertion for Critical Delay Reduction	顏金泰; YAN, JIN-TAI
中華大學	2010	在高密度印刷電路板設計下的匯流排導向繞線系統開發	顏金泰
中華大學	2009	Optimal Transformation of Non-tree Topologies for Timing Analysis	顏金泰; YAN, JIN-TAI
中華大學	2009	Low-Power Multiplier Design with Row and Column Bypassing	顏金泰; YAN, JIN-TAI
中華大學	2009	RDL Pre-assignment Routing for Flip-Chip Designs	顏金泰; YAN, JIN-TAI
中華大學	2009	IO Connection Assignment and RDL Routing for Flip-Chip Designs	顏金泰; YAN, JIN-TAI
中華大學	2009	Construction of Constrained Multi-Bit Flip-Flops for Clock Power Reduction	顏金泰; YAN, JIN-TAI
中華大學	2009	Accurate Transformation-Based Timing Analysis for RC Non-tree Circuits	顏金泰; YAN, JIN-TAI
中華大學	2009	Redundant Wire Insertion for Yield Improvement	顏金泰; YAN, JIN-TAI
中華大學	2009	考量溫度限制之三維晶片版面規劃與擺置系統開發	顏金泰
中華大學	2009	計算機組織與結構概論	顏金泰; YAN, JIN-TAI
中華大學	2008	Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment and Path Reconstruction	顏金泰; YAN, JIN-TAI
中華大學	2008	Timing-Constrained Yield-driven Redundant Via Insertion	顏金泰; YAN, JIN-TAI
中華大學	2008	Thermal-Driven White Space Redistribution for Block-Level Floorplans	顏金泰; YAN, JIN-TAI
中華大學	2008	Electromigration-aware Rectilinear Steiner Tree Construction for Analog Circuits	顏金泰; YAN, JIN-TAI
中華大學	2008	Simultaneous Assignment of Power Pads and Wires for Reliability-Driven Hierarchical Power Quad-Grids	顏金泰; YAN, JIN-TAI
中華大學	2008	Timing-Driven Multi-Layer Steiner Tree Construction with Obstacle Avoidance	顏金泰; YAN, JIN-TAI
中華大學	2008	Packing-Driven Sliceable Transformation for 3D Floorplan Designs	顏金泰; YAN, JIN-TAI
中華大學	2008	Noise-Aware Multiple-Voltage Assignment for gate-Level Power Optimization	顏金泰; YAN, JIN-TAI

Showing items 26-50 of 100 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2831195
	Visitors : 33216904 Online Users : 1034 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library