|
English
|
正體中文
|
简体中文
|
2831195
|
|
???header.visitor??? :
33209957
???header.onlineuser??? :
1198
???header.sponsordeclaration???
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"顏金泰"???jsp.browse.items-by-author.description???
Showing items 1-10 of 100 (10 Page(s) Totally) 1 2 3 4 5 6 7 8 9 10 > >> View [10|25|50] records per page
國立交通大學 |
2014-12-12T02:14:17Z |
在聚集晶元佈局上K-方電路分割,擺置改良,區域定義和繞線順序設計之設計
|
顏金泰; Yan, Jin Tai; 蕭培墉; Xiao, Pei Yong |
國立交通大學 |
2014-12-12T02:06:45Z |
一個(M+1)位元迴饋分割式通訊協定
|
顏金泰; YAN,JIN-TAI; 簡榮宏; JIAN,RONG-HONG |
中華大學 |
2013 |
Routability-Constrained Multi-Bit Flip-Flop Construction for Clock Power Reduction
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2013 |
Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2013 |
Timing-Constrained Replacement Using Spare Cells for Design Changes
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2013 |
Post-Layout Redundant Wire Insertion for Fixing Min-Delay Violations
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2012 |
New Optimal Layer Assignment for Bus-Oriented Escape Routing
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2012 |
Resource-Constrained Link Insertion for Delay Reduction
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2012 |
Efficient Assignment of Inter-Die Signals for Die-Stacking SiP Design
|
顏金泰; YAN, JIN-TAI |
中華大學 |
2012 |
Utilization of Multi-Bit Flip-Flops for Clock Power Reduction
|
顏金泰; YAN, JIN-TAI |
Showing items 1-10 of 100 (10 Page(s) Totally) 1 2 3 4 5 6 7 8 9 10 > >> View [10|25|50] records per page
|