臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"顏金泰"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-25 of 100 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立交通大學	2014-12-12T02:14:17Z	在聚集晶元佈局上K-方電路分割,擺置改良,區域定義和繞線順序設計之設計	顏金泰; Yan, Jin Tai; 蕭培墉; Xiao, Pei Yong
國立交通大學	2014-12-12T02:06:45Z	一個(M+1)位元迴饋分割式通訊協定	顏金泰; YAN,JIN-TAI; 簡榮宏; JIAN,RONG-HONG
中華大學	2013	Routability-Constrained Multi-Bit Flip-Flop Construction for Clock Power Reduction	顏金泰; YAN, JIN-TAI
中華大學	2013	Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs	顏金泰; YAN, JIN-TAI
中華大學	2013	Timing-Constrained Replacement Using Spare Cells for Design Changes	顏金泰; YAN, JIN-TAI
中華大學	2013	Post-Layout Redundant Wire Insertion for Fixing Min-Delay Violations	顏金泰; YAN, JIN-TAI
中華大學	2012	New Optimal Layer Assignment for Bus-Oriented Escape Routing	顏金泰; YAN, JIN-TAI
中華大學	2012	Resource-Constrained Link Insertion for Delay Reduction	顏金泰; YAN, JIN-TAI
中華大學	2012	Efficient Assignment of Inter-Die Signals for Die-Stacking SiP Design	顏金泰; YAN, JIN-TAI
中華大學	2012	Utilization of Multi-Bit Flip-Flops for Clock Power Reduction	顏金泰; YAN, JIN-TAI
中華大學	2012	Density-Reduction-Oriented Layer Assignment for Rectangle Escape Routing	顏金泰; YAN, JIN-TAI
中華大學	2012	Top-Down-Based Symmetrical Buffered Clock Routing	顏金泰; YAN, JIN-TAI
中華大學	2012	Post-Layout OPE-Predicted Redundant Wire Insertion for Clock Skew Minimization	顏金泰; YAN, JIN-TAI
中華大學	2012	Direction-Constrained Layer Assignment for Rectangle Escape Routing	顏金泰; YAN, JIN-TAI
中華大學	2011	IO Connection Assignment and RDL Routing for Flip-Chip Designs	顏金泰; YAN, JIN-TAI
中華大學	2011	Timing-Constrained I/O Buffer Placement for Flip-Chip Designs	顏金泰; YAN, JIN-TAI
中華大學	2011	New Optimal Layer Assignment for Bus-Oriented Escape Routing	顏金泰; YAN, JIN-TAI
中華大學	2011	Obstacle-Aware Length-Matching Bus Routing	顏金泰; YAN, JIN-TAI
中華大學	2011	Pre-Assignment RDL Routing via Extraction of Maximal Net Sequence	顏金泰; YAN, JIN-TAI
中華大學	2011	Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance	顏金泰; YAN, JIN-TAI
中華大學	2011	Simultaneous Escape Routing Based on Routability-Driven Net Ordering	顏金泰; YAN, JIN-TAI
中華大學	2011	考量不同佈局需求的單層繞線系統開發	顏金泰
中華大學	2010	Thermal Via Planning for Temperature Reduction in 3D ICs	顏金泰; YAN, JIN-TAI
中華大學	2010	Low-Cost Low-Power Bypassing-Based Multiplier Design	顏金泰; YAN, JIN-TAI
中華大學	2010	Routability-Driven Flip-Flop Merging Process for Clock Power Reduction	顏金泰; YAN, JIN-TAI

Showing items 1-25 of 100 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2831195
	???header.visitor??? : 33216318 ???header.onlineuser??? : 1071 ???header.sponsordeclaration???