臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 2826208
	???header.visitor??? : 31853540 ???header.onlineuser??? : 9112 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"黃世旭"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-10 of 25 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
中原大學	2010-05	Minimum Buffer Insertions for Clock Period Minimization	黃世旭; 卓冠宇; 黃偉倫
中原大學	2010-05	A Design Partitioning Algorithm for Three Dimensional Integrated Circuits	葉驊昕; 陳美麗; 黃世旭
中原大學	2010-05	A Post-Processing Approach to Minimize TSV Number for High-Level Synthesis of 3D ICs	李志宏; 黃琮淯; 程駿華; 黃世旭
中原大學	2010-01	Critical-PMOS-Aware Clock Tree Design Methodology for Anti-Aging Zero Skew Clock Gating	黃世旭; 張家銘; 凃雯斌; 潘松濱
中原大學	2010	A Floorplan-Based Power Network Analysis Methodology for System-on-chip Designs	黃世旭; 王主料; 黃曼玲
中原大學	2010	考慮多重電壓之時鐘樹合成方法	黃偉倫;黃世旭;凃雯斌;卓冠宇;黃琮淯
中原大學	2009-05	Surge Current Minimization in High-Level Synthesis	葉烝輔; 程駿華; 黃世旭
中原大學	2009-03	狀態暫存器之低峰值電流編碼公式化	彭偉君;張家銘;黃世旭
中原大學	2009-01	Timing Driven Power Gating in High-Level Synthesis	黃世旭; 程駿華
中原大學	2007-09-21	使用相反相位時鐘樹以降低峰值電流之裝置及方法	聶佑庭;許聖裕;黃世旭;張永嘉

Showing items 1-10 of 25 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page