臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"an yeu andy wu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 176-200 of 312 (13 Page(s) Totally)
<< < 3 4 5 6 7 8 9 10 11 12 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T09:22:14Z	Networks-on-chip: Architectures, design methodologies, and case studies	Chen, S.-J.; Wu, A.-Y.A.; Xu, J.; AN-YEU(ANDY) WU; SAO-JIE CHEN
臺大學術典藏	2018-09-10T08:43:20Z	Multi-Pheromone ACO-based routing in Network-on-Chip system inspired by economic phenomenon	Hsin, H.-K.;Chang, E.-J.;Chao, C.-H.;Lin, S.-Y.;Wu, A.-Y.; Hsin, H.-K.; Chang, E.-J.; Chao, C.-H.; Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:20Z	Parallel architecture core (PAC)-the first multicore application processor SoC in Taiwan part I: Hardware architecture & software development tools	Wu, C.-J.; Lee, J.-K.; Chu, Y.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU; Chang, D.C.-W.;Lin, T.-J.;Wu, C.-J.;Lee, J.-K.;Chu, Y.-H.;Wu, A.-Y.; Chang, D.C.-W.; Lin, T.-J.
臺大學術典藏	2018-09-10T08:43:20Z	Parallel architecture core (PAC)-the first multicore application processor SoC in Taiwan part II: Application programming	Chen, J.-M.;Liu, C.-N.;Yang, J.-K.;Tseng, S.-Y.;Shih, W.-K.;Wu, A.-Y.; Chen, J.-M.; Liu, C.-N.; Yang, J.-K.; Tseng, S.-Y.; Shih, W.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:20Z	Traffic-and thermal-aware routing for throttled three-dimensional Network-on-Chip systems	Lin, S.-Y.;Yin, T.-C.;Wang, H.-Y.;Wu, A.-Y.; Lin, S.-Y.; Yin, T.-C.; Wang, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:20Z	Transport Layer Assisted Routing for Non-Stationary Irregular mesh of thermal-aware 3D Network-on-Chip systems	Chao, C.-H.;Yin, T.-C.;Lin, S.-Y.;Wu, A.-Y.; Chao, C.-H.; Yin, T.-C.; Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:19Z	A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks	Chen, K.-C.;Lin, S.-Y.;Shen, W.-C.;Wu, A.-Y.; Chen, K.-C.; Lin, S.-Y.; Shen, W.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:19Z	Adaptive thresholding incorporating temporal and spatial information with eigen-based clutter filter for color Doppler processing in ultrasonic systems	Zhan, C.-Z.;Liu, Z.-L.;Wu, A.-Y.; Zhan, C.-Z.; Liu, Z.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:19Z	Design of transport layer assisted routing for thermal-aware 3D Network-on-Chip	Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU; Yin, T.-C.;Chao, C.-H.;Lin, S.-Y.;Wu, A.-Y.; Yin, T.-C.; Chao, C.-H.
臺大學術典藏	2018-09-10T08:43:19Z	Matrix Merging Scheme and Efficient Decoding Techniques for Reconfigurable QC-LDPC Decoders	Chao, M.-A.;Shih, X.-Y.;Wu, A.-Y.(A.); Chao, M.-A.; Shih, X.-Y.; Wu, A.-Y.(A.); AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:43:18Z	A 0.16nJ/bit/iteration 3.38mm 2 turbo decoder chip for WiMAX/LTE standards	Lin, C.-H.;Chen, C.-Y.;Chang, E.-J.;Wu, A.-Y.; Lin, C.-H.; Chen, C.-Y.; Chang, E.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:40Z	Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip	Jheng, K.-Y.;Chao, C.-H.;Wang, H.-Y.;Wu, A.-Y.; Jheng, K.-Y.; Chao, C.-H.; Wang, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Generalized pipelined Tomlinson - Harashima precoder design methodology with build-in arbitrary speed-up factors	Chen, Y.-L.;Wu, A.-Y.; Chen, Y.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Joint-decision adaptive clutter filter and motion-tracking adaptive persistence for color doppler processing in ultrasonic systems	Chang, K.-T.; Zhan, C.-Z.; Wu, A.-Y.; Chang, K.-T.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Motion-tracking adaptive persistence and adaptive-size median filter for color doppler processing in ultrasound systems on multicore platform	Zhan, C.-Z.;Chang, K.-T.;Chen, Y.-H.;Li, P.-C.;Wu, A.-Y.; Zhan, C.-Z.; Chang, K.-T.; Chen, Y.-H.; Li, P.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Multi-prediction particle filter for effcient memory utilization	Chu, C.-Y.;Chao, C.-H.;Chao, M.-A.;Wu, A.-Y.; Chu, C.-Y.; Chao, C.-H.; Chao, M.-A.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems	Chao, C.-H.;Jheng, K.-Y.;Wang, H.-Y.;Wu, J.-C.;Wu, A.-Y.; Chao, C.-H.; Jheng, K.-Y.; Wang, H.-Y.; Wu, J.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:39Z	Regional ACO-based routing for load-balancing in NoC systems	Hsin, H.-K.;Chang, E.-J.;Chao, C.-H.;Wu, A.-Y.; Hsin, H.-K.; Chang, E.-J.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:38Z	A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm	Shen, W.-C.; Wang, W.; Wu, A.-Y.; AN-YEU(ANDY) WU; Wu, C.-T.;Shen, W.-C.;Wang, W.;Wu, A.-Y.; Wu, C.-T.
臺大學術典藏	2018-09-10T08:15:38Z	ACO-based cascaded adaptive routing for traffic balancing in NoC systems	Chang, E.-J.;Chao, C.-H.;Jheng, K.-Y.;Hsin, H.-K.;Wu, A.-Y.; Chang, E.-J.; Chao, C.-H.; Jheng, K.-Y.; Hsin, H.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:38Z	Cost-effective constrained particle filter for indoor localization	Chao, C.-H.;Chu, C.-Y.;Chao, M.-A.;Wu, A.-Y.; Chao, C.-H.; Chu, C.-Y.; Chao, M.-A.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:38Z	Efficient parallelized particle filter design on CUDA	Chao, M.-A.;Chu, C.-Y.;Chao, C.-H.;Wu, A.-Y.; Chao, M.-A.; Chu, C.-Y.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T08:15:38Z	A 2.17 mm2 125 mW reconfigurable SVD chip for IEEE 802.11n system	Chen, Y.-L.;Jheng, T.-J.;Zhan, C.-Z.;Wu, A.-Y.; Chen, Y.-L.; Jheng, T.-J.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T07:38:01Z	Scalable low-complexity digit-serial VLSI architecture for RSA cryptosystem	Leu, Jye-Jong; Wu, An-Yeu; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T07:38:00Z	Fault-tolerant router with built-in self-test/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems	Lin, S.-Y.;Shen, W.-C.;Hsu, C.-C.;Chao, C.-H.;Wu, A.-Y.; Lin, S.-Y.; Shen, W.-C.; Hsu, C.-C.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU

Showing items 176-200 of 312 (13 Page(s) Totally)
<< < 3 4 5 6 7 8 9 10 11 12 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2817580
	???header.visitor??? : 27786277 ???header.onlineuser??? : 761 ???header.sponsordeclaration???