臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 0
	???header.visitor??? : 50705501 ???header.onlineuser??? : 330 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"b y ye"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T08:18:10Z	Effective Design-for-Testability Techniques for H.264 All-Binary Integer Motion Estimation	P. Y. Yeh;B. Y. Ye;S. Y. Kuo; P. Y. Yeh; B. Y. Ye; S. Y. Kuo; SY-YEN KUO
臺大學術典藏	2018-09-10T08:18:10Z	Effective Design-for-Testability Techniques for H.264 All-Binary Integer Motion Estimation	P. Y. Yeh;B. Y. Ye;S. Y. Kuo; P. Y. Yeh; B. Y. Ye; S. Y. Kuo; SY-YEN KUO
臺大學術典藏	2018-09-10T07:41:49Z	Scalable and bijective cells for C-testable iterative logic array architectures	SY-YEN KUO; I. Y. Chen; P. Y. Yeh; S. Y. Kuo; B. Y. Ye; B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen
臺大學術典藏	2018-09-10T07:41:49Z	Scalable and bijective cells for C-testable iterative logic array architectures	SY-YEN KUO; I. Y. Chen; P. Y. Yeh; S. Y. Kuo; B. Y. Ye; B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen
臺大學術典藏	2018-09-10T07:41:49Z	Design-for-Testability Techniques for Arithmetic Circuits	B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen; B. Y. Ye; P. Y. Yeh; S. Y. Kuo; I. Y. Chen; SY-YEN KUO
臺大學術典藏	2018-09-10T07:41:49Z	Design-for-Testability Techniques for Arithmetic Circuits	B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen; B. Y. Ye; P. Y. Yeh; S. Y. Kuo; I. Y. Chen; SY-YEN KUO
臺大學術典藏	2018-09-10T07:41:48Z	Design-for-Testability Techniques for CORDIC Design	B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen; B. Y. Ye; P. Y. Yeh; S. Y. Kuo; I. Y. Chen; SY-YEN KUO
臺大學術典藏	2018-09-10T07:41:48Z	Design-for-Testability Techniques for CORDIC Design	B. Y. Ye;P. Y. Yeh;S. Y. Kuo;I. Y. Chen; B. Y. Ye; P. Y. Yeh; S. Y. Kuo; I. Y. Chen; SY-YEN KUO

Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page