English  |  正體中文  |  简体中文  |  2809329  
???header.visitor??? :  26861149    ???header.onlineuser??? :  940
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"c a hsieh"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2009 Process and design considerations for redistribution in wafer level chip size packaging technology for high power device applications J. Chen;Y.S. Lai;C.A. Hsieh;C.Y. Hu
國立中山大學 2009 Process and design considerations for redistribution in wafer level chip size packaging technology for high power device applications J. Chen;Y.S. Lai;C.A. Hsieh;C.Y. Hu
國立中山大學 2006 A Risk-Based Contingency Selection Method For SPS Applications T.Y. Hsiao; C.A. Hsieh; C.N. Lu

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page