English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  50694439    Online Users :  237
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"c f wu"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 26-35 of 35  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 1999-05 Cell-based implementation of a mixed-radix-8/4/2 64b/32b signed integer divider using COMPASS cell library C.C. Wang;I.Y. Chang;C.F. Wu
國立中山大學 1999-01 Dynamic NOR-NOR PLA Design with IDDQ Testability C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1999 In-sawing-lane multi-level BIST for known good dies of LCD drivers C.C. Wang;C.F. Wu;S.H. Chen;C.H. Kao
國立中山大學 1999 Dynamic NOR-NOR PLA Design with IDDQ Testability C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1999 A low-power high-speed dynamic PLA circuit configuration for single-clock CMOS C.C. Wang;C.F. Wu;R.T. Hwang;C.H. Kao
國立中山大學 1998-11 1 GHz 64-bit High-Speed Comparator Using ANT Dynamic Logic with Two-Phase Clocking C.C. Wang;C.F. Wu;K.C. Tsai
國立中山大學 1998-06 Design of single-ended SRAM with high test coverage and short test time C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1998-04 Design of fast dynamic CMOS comparators with fewer transistor count C.F. Wu;C.C. Wang;Y.L. Tseng;C.H. Kao
國立中山大學 1997-12 A low-power and high-speed dynmaic PLA circuit configurationfor single-clock CMOS C.C. Wang;C.F. Wu;R.T. Hwang;C.H. Kao
國立中山大學 1997-09 IDDQ testable configuration for PLAs by transformation into inverters C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao

Showing items 26-35 of 35  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page