|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chiou l y"
Showing items 11-18 of 18 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T14:54:04Z |
Garcinol suppresses inflammation-associated colon carcinogenesis in mice
|
Tsai, M.-L.;Chiou, Y.-S.;Chiou, L.-Y.;Ho, C.-T.;Pan, M.-H.; Tsai, M.-L.; Chiou, Y.-S.; Chiou, L.-Y.; Ho, C.-T.; Pan, M.-H.; MIN-HSIUNG PAN |
| 臺大學術典藏 |
2018-09-10T14:54:04Z |
Garcinol suppresses inflammation-associated colon carcinogenesis in mice
|
Tsai, M.-L.;Chiou, Y.-S.;Chiou, L.-Y.;Ho, C.-T.;Pan, M.-H.; Tsai, M.-L.; Chiou, Y.-S.; Chiou, L.-Y.; Ho, C.-T.; Pan, M.-H.; MIN-HSIUNG PAN |
| 國立成功大學 |
2018 |
Highly Reliable Two-Step Charge-Pump Read Scheme for 1.5 F2/Bit Nonlinear Sub-Teraohm 0TNR Vertical ReRAM
|
Chien, T.-K.;Chiou, L.-Y.;Chang, Chang C.-S.;Huang, J.-Y.;Wu, C.-H.;Lee, H.-Y.;Sheu, Sheu S.-S. |
| 國立成功大學 |
2018 |
Single bit-line 8T SRAM cell with asynchronous dual word-line control for bitinterleaved ultra-low voltage operation
|
Huang, C.-R.;Chiou, L.-Y. |
| 國立成功大學 |
2018 |
Ultra-Low Standby Power SRAM with Adaptive Data-Retention-Voltage-Regulating Scheme
|
Huang, C.-R.;Wu, K.-L.;Wu, C.-H.;Chiou, L.-Y. |
| 國立成功大學 |
2017 |
Memory access algorithm for low energy CPU/GPU heterogeneous systems with hybrid DRAM/NVM memory architecture
|
Chien, T.-K.;Chiou, L.-Y.;Cheng, Cheng C.-W.;Sheu, Sheu S.-S.;Wang, P.-H.;Tsai, M.-J.;Wu, C.-I. |
| 國立成功大學 |
2017 |
Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches
|
Chien, T.-K.;Chiou, L.-Y.;Tsou, Y.-S.;Sheu, Sheu S.-S.;Wang, P.-H.;Tsai, M.-J.;Wu, C.-I. |
| 國立成功大學 |
2017 |
A novel clock-pulse-width calibration technique for charge redistribution DACs
|
Cruz, H.;Huang, Huang H.-Y.;Luo, C.-H.;Chiou, L.-Y.;Lee, S.-Y. |
Showing items 11-18 of 18 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
