|
"chiou lih yih"的相關文件
顯示項目 1-10 / 17 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目
| 國立成功大學 |
2022-12-28 |
應用於類神經網路的記憶內運算的加速器
|
邱瀝毅;CHIOU, LIH-YIH;陳韻如;CHEN, YUN-RU;陳宗琪;CHEN, TSUNG-CHI |
| 國立成功大學 |
2021-06-18 |
Memory system capable of performing a bit partitioning process and an internal computation process
|
Chiou, Lih-Yih;Lin, Yu-Wei;Ling, Wei-Shuo; 邱瀝毅 |
| 國立成功大學 |
2018-12 |
Temperature Gradient Exploration Method for Determining the Appropriate Number of Cells in Mesh-Based Thermal Analysis
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying |
| 國立成功大學 |
2018-10 |
Methodology for developing virtual platforms from power-aware to power- and thermal-aware at electronic system level
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying;Hsieh, Tsung-Yu;Weng, Pei-En |
| 國立成功大學 |
2017-11-29 |
Highly Reliable Two-Step Charge-Pump Read Scheme for 1.5 F2/Bit Nonlinear Sub-Teraohm 0TNR Vertical ReRAM
|
邱瀝毅; CHIOU, LIH-YIH;Chien, Tsai-Kan;Chang, Chi-Shian;Huang, Jing-Yu;Wu, Chung-Han;Lee, Heng-Yuan;Sheu, Shyh-Shyuan |
| 國立成功大學 |
2017-08 |
Temperature gradient-aware thermal simulator for three-dimensional integrated circuits
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying |
| 國立成功大學 |
2016-09-14 |
Single port SRAM memory cell driven by two word lines in asynchronous manner and memory employing the same
|
Chiou, Lih-Yih;Huang, Chi-Ray |
| 國立成功大學 |
2016-06 |
Low-Power MCU With Embedded ReRAM Buffers as Sensor Hub for IoT Applications
|
Chien, Tsai-Kan; Chiou, Lih-Yih; Sheu, Shyh-Shyuan; Lin, Jing-Cian; Lee, Chang-Chia; Ku, Tzu-Kun; Tsai, Ming-Jinn; Wu, Chih-I |
| 國立成功大學 |
2016-06 |
Low-Power MCU With Embedded ReRAM Buffers as Sensor Hub for IoT Applications
|
邱瀝毅; CHIOU, LIH-YIH;Chien, Tsai-Kan;Sheu, Shyh-Shyuan;Lin, Jing-Cian;Lee, Chang-Chia;Ku, Tzu-Kun;Tsai, Ming-Jinn;Wu, Chih-I |
| 國立成功大學 |
2016-05-23 |
Energy-efficient nonvolatile microprocessor
|
Chiou, Lih-Yih;Chien, Tsai-Kan;Lee, Chang-Chia |
顯示項目 1-10 / 17 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目
|
