English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52785739    ???header.onlineuser??? :  675
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"chiu tsou han"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2019-04-02T05:59:48Z Towards high performance data analytic on heterogeneous many-core systems: A study on Bayesian Sequential Partitioning Lai, Bo-Cheng; Wu, Tung-Yu; Chiu, Tsou-Han; Li, Kun-Chun; Lee, Chia-Ying; Chien, Wei-Chen; Wong, Wing Hung
國立交通大學 2017-04-21T06:56:17Z Unified Designs for High Performance LDPC Decoding on GPGPU Lai, Bo-Cheng Charles; Lee, Chia-Ying; Chiu, Tsou-Han; Kuo, Hsien-Kai; Chang, Chun-Kai
國立交通大學 2014-12-12T02:38:08Z 高度平行化之非規律性LDPC解碼器在通用式圖形處理器上之設計 邱奏翰; Chiu, Tsou-Han; 賴伯承; Lai, Bo-Cheng
國立交通大學 2014-12-08T15:30:54Z A Highly Parallel Design for Irregular LDPC Decoding on GPGPUs Chiu, Tsou-Han; Kuo, Hsien-Kai; Lai, Bo-Cheng Charles
國立交通大學 2014-12-08T15:21:45Z FDPrior: A Force-Directed Based Parallel Partitioning Algorithm for Three Dimensional Integrated Circuits on GPGPU Chen, Wan-Jing; Kuo, Hsien-Kai; Chiu, Tsou-Han; Lai, Bo-Cheng Charles

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page