|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52751076
線上人數 :
702
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"chiu yi te"的相關文件
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2019-04-03T06:40:14Z |
Structural Transitions in Nanosized Zn0.97Al0.030 Powders under High Pressure Analyzed by in Situ Angle-Dispersive X-ray Diffraction
|
Lin, Chih-Ming; Liu, Hsin-Tzu; Zhong, Shi-Yao; Hsu, Chia-Hung; Chiu, Yi-Te; Tai, Ming-Fong; Juang, Jenh-Yih; Chuang, Yu-Chun; Liao, Yen-Fa |
| 國立交通大學 |
2014-12-16T06:15:06Z |
STATIC RANDOM ACCESS MEMORY CELL AND METHOD OF OPERATING THE SAME
|
Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei |
| 國立交通大學 |
2014-12-16T06:15:04Z |
DUAL-PORT SUBTHRESHOLD SRAM CELL
|
Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei |
| 國立交通大學 |
2014-12-16T06:14:01Z |
Static random access memory cell and method of operating the same
|
Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei |
| 國立交通大學 |
2014-12-16T06:13:59Z |
Dual-port subthreshold SRAM cell
|
Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei |
| 國立交通大學 |
2014-12-12T01:37:36Z |
極低功率次/近臨界靜態隨機存取記憶體設計於動態電源調整先進先出記憶體
|
邱議德; Chiu, Yi-Te; 黃威; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:24:05Z |
Design and Iso-Area V-min Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS
|
Chang, Ming-Hung; Chiu, Yi-Te; Hwang, Wei |
| 國立臺灣大學 |
2003-01 |
A Study of Influence of Task Type and Difficulty on the Effect and Satisfaction of Collaborative Leanring on ALN: A comparison of Vocational School and Regular College
|
Chen, Hung-Shyong; Lu, Feng-Chung; Chiu, Yi-Te; Chen, Houn-Gee |
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
|
