|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52874218
線上人數 :
621
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"chiueh herming"的相關文件
顯示項目 56-65 / 81 (共9頁)
<< < 1 2 3 4 5 6 7 8 9 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:31:59Z |
A hierarchical approach for online temporal lobe seizure detection in long-term intracranial EEG recordings
|
Liang, Sheng-Fu; Chen, Yi-Chun; Wang, Yu-Lin; Chen, Pin-Tzu; Yang, Chia-Hsiang; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:30:54Z |
Hardware-Efficient EVD Processor Architecture in FastICA for Epileptic Seizure Detection
|
Shih, Yi-Hsin; Chen, Tsan-Jieh; Yang, Chia-Hsiang; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:30:11Z |
A 69 mu W CMOS Smart Temperature Sensor with an Inaccuracy of +/- 0.8 degrees C (3 sigma) from-50 degrees C to 150 degrees C
|
Lee, Sheng-Cheng; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:30:04Z |
Live Demonstration: A Multi-Channel ECoG Acquisition SoC for Real-Time Seizure Detection
|
Chen, Tsan-Jieh; Lee, Sheng-Cheng; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:25:03Z |
High linear voltage references for on-chip CMOS temperature sensor
|
Tsai, Joseph Tzuo-Sheng; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:25:03Z |
A low power pulsed edge-triggered latch for survivor memory unit of Viterbi decoder
|
Su, Wei-Li; Chiueh, Herming; Huang, Po-Tsang; Hwnag, Wei |
| 國立交通大學 |
2014-12-08T15:25:03Z |
A micro-architecture simulator for multimedia stream processor
|
Lin, Fang-Ju; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:25:03Z |
An implementation of integrable low power techniques for modem cell-based VLSI designs
|
Lee, Ming-Chung; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:24:57Z |
An Image Combiner and Acquisition Interface for Space Remote Sensing Applications
|
Chen, Tsan-Jieh; Chiueh, Herming; Tsai, Hann-Huei; Chiu, Chin-Fong |
| 國立交通大學 |
2014-12-08T15:24:56Z |
The Design of Low-Power CIFF Structure Second-Order Sigma-Delta Modulator
|
Su, Pin-Han; Chiueh, Herming |
顯示項目 56-65 / 81 (共9頁)
<< < 1 2 3 4 5 6 7 8 9 > >>
每頁顯示[10|25|50]項目
|
