|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"cho ta chun"
Showing items 1-10 of 10 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2022-02-21T23:30:49Z |
First Demonstration of Heterogeneous IGZO/Si CFET Monolithic 3-D Integration With Dual Work Function Gate for Ultralow-Power SRAM and RF Applications
|
SHU-WEI CHANG; Lu, Tsung Han; Yang, Cong Yi; Yeh, Cheng Jui; Huang, Min Kun; Meng, Ching Fan; Chen, Po Jen; Chang, Ting Hsuan; Chang, Yan Shiuan; Jhu, Jhe Wei; Hong, Tzu Chieh; Ke, Chu Chu; Yu, Xin Ren; Lu, Wen Hsiang; Baig, Mohammed Aftab; Cho, Ta Chun; Sung, Po Jung; Su, Chun Jung; Hsueh, Fu Kuo; Chen, Bo Yuan; Hu, Hsin Hui; Wu, Chien Ting; Lin, Kun Lin; Ma, William Cheng Yu; Lu, Darsen D.; Kao, Kuo Hsing; Lee, Yao Jen; Lin, Cheng Li; Huang, Kun Ping; Chen, Kun Ming; Li, Yiming; Samukawa, Seiji; Chao, Tien Sheng; Huang, Guo Wei; Wu, Wen Fa; Lee, Wen Hsi; JIUN-YUN LI; Shieh, Jia Min; Tarng, Jenn Hwan; Wang, Yeong Her; Yeh, Wen Kuan |
| 國立交通大學 |
2020-10-05T02:02:01Z |
Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters
|
Sung, Po-Jung; Chang, Shu-Wei; Kao, Kuo-Hsing; Wu, Chien-Ting; Su, Chun-Jung; Cho, Ta-Chun; Hsueh, Fu-Kuo; Lee, Wen-Hsi; Lee, Yao-Jen; Chao, Tien-Sheng |
| 國立交通大學 |
2018-08-21T05:54:29Z |
Ultra-Shallow Junction Formation by Monolayer Doping Process in Single Crystalline Si and Ge for Future CMOS Devices
|
Chuang, Shang-Shiun; Cho, Ta-Chun; Sung, Po-Jung; Kao, Kuo-Hsing; Chen, Henry J. H.; Lee, Yao-Jen; Current, Michael I.; Tseng, Tseung-Yuen |
| 國立交通大學 |
2018-08-21T05:53:58Z |
High-Performance Uniaxial Tensile Strained n-Channel JL SOI FETs and Triangular JL Bulk FinFETs for Nanoscaled Applications
|
Sung, Po-Jung; Cho, Ta-Chun; Hou, Fu-Ju; Hsueh, Fu-Kuo; Chung, Sheng-Ti; Lee, Yao-Jen; Current, Michael I.; Chao, Tien-Sheng |
| 國立交通大學 |
2018-01-24T07:36:24Z |
單分子層摻雜與微波退火形成超淺摻雜之研究
|
卓大鈞; 趙天生; 李耀仁; Cho, Ta-Chun; Chao, Tien-Shang; Lee, Yao-Jen |
| 國立交通大學 |
2017-04-21T06:49:28Z |
Low-temperature Microwave Annealing Processes for Future IC Fabrication
|
Lee, Yao-Len; Tsai, Bo-An; Cho, Ta-Chun; Hsueh, Fu-Kuo; Sung, Po-Jung; Lai, Chiung-Hui; Luo, Chih-Wei; Chao, Tien-Sheng |
| 國立交通大學 |
2017-04-21T06:48:19Z |
High Performance Poly Si Junctionless Transistors with Sub-5nm Conformally Doped Layers by Molecular Monolayer Doping and Microwave Incorporating CO2 Laser Annealing for 3D Stacked ICs Applications
|
Lee, Yao-Jen; Cho, Ta-Chun; Sung, Po-Jung; Kao, Kuo-Hsing; Hsueh, Fu-Kuo; Hou, Fu-Ju; Chen, Po-Cheng; Chen, Hsiu-Chih; Wu, Chien-Ting; Hsu, Shu-Han; Chen, Yi-Ju; Huang, Yao-Ming; Hou, Yun-Fang; Huang, Wen-Hsien; Yang, Chih-Chao; Chen, Bo-Yuan; Lin, Kun-Lin; Chen, Min-Cheng; Shen, Chang-Hong; Huang, Guo-Wei; Huang, Kun-Ping; Current, Michael I.; Li, Yiming; Samukawa, Seiji; Wu, Wen-Fa; Shieh, Jia-Min; Chao, Tien-Sheng; Yeh, Wen-Kuan |
| 國立交通大學 |
2014-12-08T15:35:58Z |
Characterization of Ultra-Thin Ni Silicide Film by Two-Step Low Temperature Microwave Anneal
|
Wu, Chien-Ting; Lee, Yao-Jen; Hsueh, Fu-Kuo; Sung, Po-Jung; Cho, Ta-Chun; Current, Michael Ira; Chao, Tien-Sheng |
| 國立交通大學 |
2014-12-08T15:35:29Z |
Low-Temperature Microwave Annealing Processes for Future IC Fabrication-A Review
|
Lee, Yao-Jen; Cho, Ta-Chun; Chuang, Shang-Shiun; Hsueh, Fu-Kuo; Lu, Yu-Lun; Sung, Po-Jung; Chen, Hsiu-Chih; Current, Michael I.; Tseng, Tseung-Yuen; Chao, Tien-Sheng; Hu, Chenming; Yang, Fu-Liang |
| 國立交通大學 |
2014-12-08T15:31:44Z |
Microwave Annealing of Phosphorus and Cluster Carbon Implanted (100) and (110) Si
|
Cho, Ta-Chun; Lu, Yu-Lun; Yao, Jie-Yi; Lee, Yao-Jen; Sekar, Karuppanan; Tokoro, Nobuhiro; Onoda, Hiroshi; Krull, Wade; Current, Michael I.; Chao, Tien-Sheng |
Showing items 1-10 of 10 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
