English  |  正體中文  |  简体中文  |  Total items :2817371  
Visitors :  27728069    Online Users :  447
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"chung szu chi"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2018-08-21T05:56:50Z An Efficient Countermeasure against Correlation Power-Analysis Attacks with Randomized Montgomery Operations for DF-ECC Processor Lee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2018-08-21T05:54:29Z An Improved DPA Countermeasure Based on Uniform Distribution Random Power Generator for IoT Applications Chung, Szu-Chi; Yu, Chun-Yuan; Lee, Sung-Shine; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2018-01-24T07:42:11Z 基於串流加密和身分為基礎的物聯網密碼系統 鍾思齊; 李鎮宜; Chung, Szu-Chi; Lee, Chen-Yi
國立交通大學 2016-03-28T00:05:44Z A 3.40ms/GF(p(521)) and 2.77ms/GF(2(521)) DF-ECC Processor with Side-Channel Attack Resistance Lee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2015-07-21T08:29:01Z Efficient Hardware Architecture of eta(T) Pairing Accelerator Over Characteristic Three Chung, Szu-Chi; Wu, Jing-Yu; Fu, Hsing-Ping; Lee, Jen-Wei; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2014-12-08T15:33:56Z Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture Lee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2014-12-08T15:30:05Z A High-Performance Elliptic Curve Cryptographic Processor over GF(p) with SPA Resistance Chung, Szu-Chi; Lee, Jen-Wei; Chang, Hsie-Chia; Lee, Chen-Yi

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page