English  |  正體中文  |  简体中文  |  2815035  
???header.visitor??? :  27366754    ???header.onlineuser??? :  714
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"dai chia tsen"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2018-08-21T05:54:21Z Investigation of Unexpected Latchup Path Between HV-LDMOS and LV-CMOS in a 0.25-mu m 60-V/5-V BCD Technology Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2018-08-21T05:53:13Z Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2017-04-21T06:56:35Z Optimization of Guard Ring Structures to Improve Latchup Immunity in an 18 V DDDMOS Process Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2017-04-21T06:55:35Z ESD Protection Design With Stacked High-Holding-Voltage SCR for High-Voltage Pins in a Battery-Monitoring IC Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2017-04-21T06:50:10Z ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2014-12-12T01:55:04Z 高壓製程之靜電放電防護設計 戴嘉岑; Dai, Chia-Tsen; 柯明道; Ker, Ming-Dou
國立交通大學 2014-12-08T15:36:53Z Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2014-12-08T15:32:12Z Investigation on Safe Operating Area and ESD Robustness in a 60-V BCD Process with Different Deep P-Well Test Structures Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2014-12-08T15:30:45Z Self-Protected LDMOS Output Device with Embedded SCR to Improve ESD Robustness in 0.25-mu m 60-V BCD Process Huang, Yu-Ching; Dai, Chia-Tsen; Ker, Ming-Dou
國立交通大學 2014-12-08T15:28:41Z Failure Analysis on Gate-Driven ESD Clamp Circuit after TLP Stresses of Different Voltage Steps in a 16-V CMOS Process Dai, Chia-Tsen; Chiu, Po-Yen; Ker, Ming-Dou; Tsai, Fu-Yi; Peng, Yan-Hua; Tsai, Chia-Ku

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page