English  |  正體中文  |  简体中文  |  Total items :2856708  
Visitors :  53588595    Online Users :  817
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"feipei lai"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 91-100 of 108  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T04:15:44Z Robust Fuzzy-Reasoning Based Algorithm for Fast Block Motion Po-Hung Chen,; Hung-Ming Chen,; Kuo-Jui Hung,; Mon-Chau Shie,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:44Z Analysis and Design of Routing Based Hierarchical Internet Cache Protocol Architecture Kuo-Chang Ting,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:44Z Performance Issues in Squid Mao-yu Jan; Yung-ching Weng; Feipei Lai; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z Sentry Tag: An Efficient Filter Scheme for Low Power Cache Yen-Jen Chang; Feipei Lai; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z An Efficient Two-Level Filter Scheme for Low Power Cache Yen-Jen Chang; Feipei Lai; Shanq-Jang Ruan; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z A Performance Report of a Fast TTS Implementation Wen-jiun Huang,; Yuh-hua Hu,; Feipei Lai,; Chun-Yen Chou,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:42Z ENPCO: An Entropy-Based Partition-Codec Algorithm to Reduce Power for bipartition-codec architecture in Pipelined Circuits Shanq-Jang Ruan,; Edwin Naroska,; Yen-Ren Chang,; Feipei Lai,; Uwe Schwiegelshohn; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:51:00Z Synthesis of Partition-codec Architecture for Low Power and Small Area Circuit Design Shanq-Jang Ruan,; Jen-Chiun Lin,; Po-Hung Chen,; Kun-Lin Tsai,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:51:00Z A Constant Size Rekeying Message Framework for Secure Multicasting Chih-Kuang Tseng,; Kuen-Pin Wu,; Jen-Chiun Lin,; Chun-Yen Chou,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:50:59Z A bipartition-codec architecture to reduce power in pipelined circuits Shanq-Jang Ruan,; Rung-Ji Shang,; Feipei Lai,; Kun-Lin Tsai,; FEI-PEI LAI

Showing items 91-100 of 108  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page