|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
51393391
???header.onlineuser??? :
1096
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"feng chih wei"???jsp.browse.items-by-author.description???
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2017-04-21T06:49:38Z |
Development of a Reliable SSVEP-Based BCI Mobile Dialing System
|
Chen, Tsan-Yu; Feng, Chih-Wei; Fang, Wai-Chi |
| 國立交通大學 |
2017-04-21T06:49:27Z |
A Reliable Brain Computer Interface Implemented On FPGA For Mobile Dialing System
|
Feng, Chih-Wei; Chang, Jui-Chung; Chen, Wei-Chen; Fang, Wai-Chi |
| 國立交通大學 |
2016-03-28T00:05:41Z |
An Efficient VLSI Implementation of SVD Processor of On-line Recursive ICA for Real-time EEG System
|
Fang, Wai-Chi; Chang, Jui-Chung; Huang, Kuan-Ju; Feng, Chih-Wei; Chou, Chia-Ching |
| 國立交通大學 |
2015-11-26T01:02:44Z |
基於穩態視覺誘發電位之多通道腦機介面電話撥號系統實作
|
馮智威; Feng, Chih-Wei; 方偉騏; Fang, Wai-Chi |
| 國立交通大學 |
2015-07-21T08:31:30Z |
A Reliable Brain Computer Interface Implemented on an FPGA for a Mobile Dialing System
|
Feng, Chih-Wei; Hu, Ting-Kuei; Chang, Jui-Chung; Fang, Wai-Chi |
| 國立交通大學 |
2014-12-08T15:36:46Z |
A Pipeline VLSI Design of Fast Singular Value Decomposition Processor for Real-time EEG System Based on On-line Recursive Independent Component Analysis
|
Huang, Kuan-Ju; Shih, Wei-Yeh; Chang, Jui Chung; Feng, Chih Wei; Fang, Wai-Chi |
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
