English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  51297552    線上人數 :  691
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"feng wu shiung"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 106-130 / 190 (共8頁)
<< < 1 2 3 4 5 6 7 8 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立臺灣大學 1990 Generalized Terminal Connectivity Problem Tsai, C. C.; Chen, S. J.; 馮武雄; Tsai, C. C.; Chen, S. J.; Feng, Wu-Shiung
國立臺灣大學 1990 New Algorithms Based on Multiple Storage Quadtrees in Hierarchical Compaction of VlSI Mask Layout Hsiao, P. Y.; 馮武雄; Chen, H. F.; Hsiao, P. Y.; Feng, Wu-Shiung; Chen, H. F.
國立臺灣大學 1990 Using Multiple Storage Quad Tree on a Hierarchical VLSI Compaction Scheme Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung
國立臺灣大學 1990 An Improved Analytical Model of Short Channel MOSFETs Suitable for Circuit Simulation Chow, H. C.; Wang, J. H.; Kuo, J, B.; 馮武雄; Chow, H. C.; Wang, J. H.; Kuo, J, B.; Feng, Wu-Shiung
國立臺灣大學 1990 Optimal Aspect Ratios of Building Blocks for Floorplan Designs Shih, P. H.; 馮武雄; Shih, P. H.; Feng, Wu-Shiung
國立臺灣大學 1990 Optimal Aspect Ratios of Building Blocks for Generally Structured VLSI Floorplan Design Shih, P. H.; 馮武雄; Shih, P. H.; Feng, Wu-Shiung
國立臺灣大學 1990 Via Minimization with Associated Constraints in Three-Layer Routing Problem Fang, S. C.; Chang, K. E.; 馮武雄; Fang, S. C.; Chang, K. E.; Feng, Wu-Shiung
國立臺灣大學 1990 Generalized terminal connectivity problem for multilayer layout scheme Tsai, Chia-Chun; Chen, Sao-Jie; Feng, Wu-Shiung
國立臺灣大學 1989-12 An H-V Tile-Expansion Router Tsai, C. C.; 陳少傑; 馮武雄; Tsai, C. C.; Chen, Sao-Jie; Feng, Wu-Shiung
臺大學術典藏 1989-12 An H-V Tile-Expansion Router Tsai, C. C.; Chen, Sao-Jie; Feng, Wu-Shiung; Tsai, C. C.; 陳少傑; 馮武雄; Chen, Sao-Jie; Feng, Wu-Shiung
國立臺灣大學 1989-08 The Control Model for a Knowledge-Based Approach to VLSI Compaction Design Chen, S. F. Steven; Hsiao, P. Y.; 馮武雄; Wang, W. T.; Dai, S. N.; Chen, S. F. Steven; Hsiao, P. Y.; Feng, Wu-Shiung; Wang, W. T.; Dai, S. N.
國立臺灣大學 1989-06 An Improved Control Strategy for Expert Compaction Design Hsiao, P. Y.; Chen, H. F.; 馮武雄; Chen, S. J.; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, S. J.; Tsai, C. C.
國立臺灣大學 1989-06 An Improved Control Strategy for Expert Layout Compaction Design Hsiao, P. Y.; Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.
臺大學術典藏 1989-06 An Improved Control Strategy for Expert Layout Compaction Design Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.; Hsiao, P. Y.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.
國立臺灣大學 1989 A Novel Implementation of Pipelined Toeplitz System Solver Jou, I. C.; Hu, Y. H.; 馮武雄; Jou, I. C.; Hu, Y. H.; Feng, Wu-Shiung
國立臺灣大學 1989 Constrained Via Minimization for Three-Layer Routing Chang, K. E.; Jyu, H. F.; 馮武雄; Chang, K. E.; Jyu, H. F.; Feng, Wu-Shiung
國立臺灣大學 1989 Graph Contractibility Problem for VLSI Layer Assignment Chang, K. E.; 馮武雄; Chang, K. E.; Feng, Wu-Shiung
國立臺灣大學 1989 Using Hierarchical Multiple Storage Quad Tree on a Constraint-Graph Layout Compaction Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung
國立臺灣大學 1989 A Heuristic Scanning Line Approach for an Expert Layout Compactor Hsiao, P. Y.; Chen, S. F. Steven; 馮武雄; Hsiao, P. Y.; Chen, S. F. Steven; Feng, Wu-Shiung
國立臺灣大學 1989 An Efficient Layer Assignment for Three-Layer Restrictive VLSI Routing Chang, K. E.; Fang, S. C.; 馮武雄; Chang, K. E.; Fang, S. C.; Feng, Wu-Shiung
國立臺灣大學 1989 Generalized Terminal Connectivity Problem for Multi-Layer Layout Scheme Tsai, C. C.; 馮武雄; 陳少傑; Hsiao, P, Y.; Chen, H. F.; Tsai, C. C.; Feng, Wu-Shiung; Chen, Sao-Jie; Hsiao, P, Y.; Chen, H. F.
國立臺灣大學 1989 The Pin Alignment in VLSI Routing with Movable Terminals Chang, K. E.; Fu, C. M.; 馮武雄; Chang, K. E.; Fu, C. M.; Feng, Wu-Shiung
臺大學術典藏 1989 Generalized Terminal Connectivity Problem for Multi-Layer Layout Scheme Tsai, C. C.; Hsiao, P, Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.; 馮武雄; 陳少傑; Hsiao, P, Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Chen, H. F.
國立臺灣大學 1988-12 An Incremental Design Rule Checking Based on Quad Tree Representations Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung
國立臺灣大學 1988-10 A rule-based compactor for VLSI/CAD mask layout Hsiao, Pei-Yung; Chen, Yung Syau; Feng, Wu-Shiung; Parng, T.M.; Hsu, C.C.

顯示項目 106-130 / 190 (共8頁)
<< < 1 2 3 4 5 6 7 8 > >>
每頁顯示[10|25|50]項目