|
"feng wu shiung"的相關文件
顯示項目 111-120 / 190 (共19頁)
<< < 7 8 9 10 11 12 13 14 15 16 > >>
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
1990 |
Optimal Aspect Ratios of Building Blocks for Generally Structured VLSI Floorplan Design
|
Shih, P. H.; 馮武雄; Shih, P. H.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1990 |
Via Minimization with Associated Constraints in Three-Layer Routing Problem
|
Fang, S. C.; Chang, K. E.; 馮武雄; Fang, S. C.; Chang, K. E.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1990 |
Generalized terminal connectivity problem for multilayer layout scheme
|
Tsai, Chia-Chun; Chen, Sao-Jie; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989-12 |
An H-V Tile-Expansion Router
|
Tsai, C. C.; 陳少傑; 馮武雄; Tsai, C. C.; Chen, Sao-Jie; Feng, Wu-Shiung |
| 臺大學術典藏 |
1989-12 |
An H-V Tile-Expansion Router
|
Tsai, C. C.; Chen, Sao-Jie; Feng, Wu-Shiung; Tsai, C. C.; 陳少傑; 馮武雄; Chen, Sao-Jie; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989-08 |
The Control Model for a Knowledge-Based Approach to VLSI Compaction Design
|
Chen, S. F. Steven; Hsiao, P. Y.; 馮武雄; Wang, W. T.; Dai, S. N.; Chen, S. F. Steven; Hsiao, P. Y.; Feng, Wu-Shiung; Wang, W. T.; Dai, S. N. |
| 國立臺灣大學 |
1989-06 |
An Improved Control Strategy for Expert Compaction Design
|
Hsiao, P. Y.; Chen, H. F.; 馮武雄; Chen, S. J.; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, S. J.; Tsai, C. C. |
| 國立臺灣大學 |
1989-06 |
An Improved Control Strategy for Expert Layout Compaction Design
|
Hsiao, P. Y.; Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C. |
| 臺大學術典藏 |
1989-06 |
An Improved Control Strategy for Expert Layout Compaction Design
|
Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.; Hsiao, P. Y.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C. |
| 國立臺灣大學 |
1989 |
A Novel Implementation of Pipelined Toeplitz System Solver
|
Jou, I. C.; Hu, Y. H.; 馮武雄; Jou, I. C.; Hu, Y. H.; Feng, Wu-Shiung |
顯示項目 111-120 / 190 (共19頁)
<< < 7 8 9 10 11 12 13 14 15 16 > >>
每頁顯示[10|25|50]項目
|
