臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2815444
	Visitors : 27389411 Online Users : 616 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"george changlin guu"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 1-16 of 16 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
元智大學	2013-09-03	A high-efficiency CMOS medium-power amplifier for multi-mode electronic toll collection applications	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2013-09-03	A high-efficiency CMOS medium-power amplifier for multi-mode electronic toll collection applications	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2013-11-05	A resistive double-balance mixer using bulk-driven method with low pumping power in 0.18 μm CMOS technology	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學	2013-11-05	A resistive double-balance mixer using bulk-driven method with low pumping power in 0.18 μm CMOS technology	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學	2013-09-03	An ultra low power bulk-injection double-balanced mixer in 0.18 μm CMOS technology for 5.8 GHz DSRC applications	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2013-09-03	An ultra low power bulk-injection double-balanced mixer in 0.18 μm CMOS technology for 5.8 GHz DSRC applications	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2012-12-04	CMOS device de-embedding without impedance standard substrate calibration for on-wafer scattering parameter measurements	Chien-Chang Huang; Hsing-Hsiang Hsu; George ChangLin Guu
元智大學	2012-12-04	CMOS device de-embedding without impedance standard substrate calibration for on-wafer scattering parameter measurements	Chien-Chang Huang; Hsing-Hsiang Hsu; George ChangLin Guu
元智大學	Nov-15	CMOS low noise amplifier designs for 5.8 GHz dedicated short-range communications applications	Chien-Chang Huang; George Changlin Guu
元智大學	Nov-15	CMOS low noise amplifier designs for 5.8 GHz dedicated short-range communications applications	Chien-Chang Huang; George Changlin Guu
元智大學	2014-5-1	Design of resistive double-balanced mixer in 0.18 μm CMOS technology with low power bulk-injection technique for 5.8 GHz DSRC applications	Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學	2013-11-15	Two CMOS 5.8 GHz low noise amplifier designs with and without mutual inductors for dedicated short range communications	George Changlin Guu; Chien-Chang Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2013-11-15	Two CMOS 5.8 GHz low noise amplifier designs with and without mutual inductors for dedicated short range communications	George Changlin Guu; Chien-Chang Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學	2013-03-25	Variable gain low noise amplifier using mutual inductor for input matching network	George ChangLin Guu; Chien-Chang Huang
元智大學	2013-03-25	Variable gain low noise amplifier using mutual inductor for input matching network	George ChangLin Guu; Chien-Chang Huang
元智大學	2013	應用於5.8-GHz多模式車載通訊，具影像頻率拒斥功能之單晶片CMOS射頻接收機研製	古長麟; George Changlin Guu

Showing items 1-16 of 16 (1 Page(s) Totally)
1
View [10|25|50] records per page