臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2856704
	Visitors : 53725044 Online Users : 851 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"hsieh e r"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 26-42 of 42 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
國立交通大學	2015-12-02T03:00:54Z	The Observation of BTI-induced RTN Traps in Inversion and Accumulation Modes on HfO2 High-k Metal Gate 28nm CMOS Devices	Wu, P. C.; Hsieh, E. R.; Lu, P. Y.; Chung, Steve S.; Chang, K. Y.; Liu, C. H.; Ke, J. C.; Yang, C. W.; Tsai, C. T.
國立交通大學	2015-07-21T08:31:06Z	Gate Current Variation: A New Theory and Practice on Investigating the Off-State Leakage of Trigate MOSFETs and the Power Dissipation of SRAM	Hsieh, E. R.; Lin, S. T.; Chung, Steve S.; Huang, R. M.; Tsai, C. T.; Jung, L. T.
國立交通大學	2014-12-16T06:15:13Z	Structure and process of basic complementary logic gate made by junctionless transistors	Chung Steve S.; Hsieh E. R.
國立交通大學	2014-12-08T15:48:25Z	The ballistic transport and reliability of the SOI and strained-SOI nMOSFETs with 65nm node and beyond technology	Hsieh, E. R.; Chang, Derrick W.; Chung, S. S.; Lin, Y. H.; Tsai, C. H.; Tsai, C. T.; Ma, G. H.
國立交通大學	2014-12-08T15:48:21Z	New Observation of an Abnormal Leakage Current in Advanced CMOS Devices with Short Channel Lengths Down to 50nm and Beyond	Hsieh, E. R.; Chung, Steve S.; Lin, Y. H.; Tsai, C. H.; Liu, P. W.; Tsai, C. T.; Ma, G. H.; Chien, S. C.; Sun, S. W.
國立交通大學	2014-12-08T15:45:53Z	More Strain and Less Stress- The Guideline for Developing High-End Strained CMOS Technologies with Acceptable Reliability	Chung, Steve S.; Hsieh, E. R.; Huang, D. C.; Lai, C. S.; Tsai, C. H.; Liu, P. W.; Lin, Y. H.; Tsai, C. T.; Ma, G. H.; Chien, S. C.; Sun, S. W.
國立交通大學	2014-12-08T15:39:25Z	The Understanding of Strain-Induced Device Degradation in Advanced MOSFETs with Process-Induced Strain Technology of 65nm Node and Beyond	Lin, M. H.; Hsieh, E. R.; Chung, Steve S.; Tsai, C. H.; Liu, P. W.; Lin, Y. H.; Tsai, C. T.; Ma, G. H.
國立交通大學	2014-12-08T15:36:22Z	The understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metal-oxide-semiconductor field-effect transistors	Hsieh, E. R.; Chung, Steve S.
國立交通大學	2014-12-08T15:32:43Z	The Understanding of the Bulk Trigate MOSFET's Reliability Through the Manipulation of RTN Traps	Hsieh, E. R.; Wu, P. C.; Chung, Steve S.; Tsai, C. H.; Huang, R. M.; Tsai, C. T.
國立交通大學	2014-12-08T15:30:46Z	The Understanding of Multi-level RTN in Trigate MOSFETs Through the 2D Profiling of Traps and Its Impact on SRAM Performance: A New Failure Mechanism Found	Hsieh, E. R.; Tsai, Y. L.; Chung, Steve S.; Tsai, C. H.; Huang, R. M.; Tsai, C. T.
國立交通大學	2014-12-08T15:28:53Z	The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors	Hsieh, E. R.; Chung, Steve S.
國立交通大學	2014-12-08T15:28:02Z	Suppressing Device Variability by Cryogenic Implant for 28-nm Low-Power SoC Applications	Yang, C. L.; Tsai, C. H.; Li, C. I.; Tzeng, C. Y.; Lin, G. P.; Chen, W. J.; Chin, Y. L.; Liao, C. I.; Chan, M.; Wu, J. Y.; Hsieh, E. R.; Guo, B. N.; Lu, S.; Colombeau, B.; Chung, S. S.; Chen, I. C.
國立交通大學	2014-12-08T15:22:00Z	A New Observation of Strain-Induced Slow Traps in Advanced CMOS Technology with Process-Induced Strain Using Random Telegraph Noise Measurement	Lin, M. H.; Hsieh, E. R.; Chung, Steve S.; Tsai, C. H.; Liu, P. W.; Lin, Y. H.; Tsai, C. T.; Ma, G. H.
國立交通大學	2014-12-08T15:21:56Z	Design of High-Performance and Highly Reliable nMOSFETs with Embedded Si:C S/D Extension Stressor(Si:C S/D-E)	Chung, Steve S.; Hsieh, E. R.; Liu, P. W.; Chiang, W. T.; Tsai, S. H.; Tsai, T. L.; Huang, R. M.; Tsai, C. H.; Teng, W. Y.; Li, C. I.; Kuo, T. F.; Wang, Y. R.; Yang, C. L.; Tsai, C. T.; Ma, G. H.; Chien, S. C.; Sun, S. W.
國立交通大學	2014-12-08T15:21:21Z	A New and Simple Experimental Approach to Characterizing the Carrier Transport and Reliability of Strained CMOS Devices in the Quasi-Ballistic Regime	Hsieh, E. R.; Chung, Steve S.; Liu, P. W.; Chiang, W. T.; Tsai, C. H.; Teng, W. Y.; Li, C. I.; Kuo, T. F.; Wang, Y. R.; Yang, C. L.; Tsai, C. T.; Ma, G. H.
國立交通大學	2014-12-08T15:20:29Z	New Observations on the Physical Mechanism of Vth-Variation in Nanoscale CMOS Devices After Long Term Stress	Hsieh, E. R.; Chung, Steve S.; Tsai, C. H.; Huang, R. M.; Tsai, C. T.; Liang, C. W.
國立交通大學	2014-12-08T15:07:17Z	The proximity of the strain induced effect to improve the electron mobility in a silicon-carbon source-drain structure of n-channel metal-oxide-semiconductor field-effect transistors	Hsieh, E. R.; Chung, Steve S.

Showing items 26-42 of 42 (1 Page(s) Totally)
1
View [10|25|50] records per page